{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T19:49:25Z","timestamp":1769024965981,"version":"3.49.0"},"reference-count":47,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1016\/j.micpro.2020.103180","type":"journal-article","created":{"date-parts":[[2020,6,18]],"date-time":"2020-06-18T21:42:18Z","timestamp":1592516538000},"page":"103180","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":23,"special_numbering":"C","title":["Efficient and Lightweight FPGA-based Hybrid PUFs with Improved Performance"],"prefix":"10.1016","volume":"77","author":[{"given":"N. Nalla","family":"Anandakumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad S.","family":"Hashmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Somitra Kumar","family":"Sanadhya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.micpro.2020.103180_bib0001","unstructured":"S. Singh, FPGA Market worth 11.0 billion by 2025 with a growing CAGR of 8.0%, 2019."},{"issue":"3","key":"10.1016\/j.micpro.2020.103180_bib0002","doi-asserted-by":"crossref","first-page":"14:1","DOI":"10.1145\/3340557","article-title":"Recent Attacks and Defenses on FPGA-based Systems","volume":"12","author":"Zhang","year":"2019","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"10.1016\/j.micpro.2020.103180_bib0003","first-page":"1","article-title":"FPGA-Based True Random Number Generation Using Programmable Delays in Oscillator-Rings","author":"Anandakumar","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"2","key":"10.1016\/j.micpro.2020.103180_bib0004","doi-asserted-by":"crossref","first-page":"12:1","DOI":"10.1145\/3231743","article-title":"Reconfigurable Hardware Architecture for Authenticated Key Agreement Protocol Over Binary Edwards Curve","volume":"11","author":"Anandakumar","year":"2018","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"10.1016\/j.micpro.2020.103180_bib0005","series-title":"ACM CCS","first-page":"148","article-title":"Silicon physical random functions","author":"Gassend","year":"2002"},{"issue":"3","key":"10.1016\/j.micpro.2020.103180_bib0006","first-page":"335","article-title":"An Aging-Resistant RO-PUF for Reliable Key Generation","volume":"4","author":"Rahman","year":"2016","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"issue":"1","key":"10.1016\/j.micpro.2020.103180_bib0007","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/TETC.2014.2300635","article-title":"Robust and Reverse-Engineering Resilient PUF Authentication and Key-Exchange by Substring Matching","volume":"2","author":"Rostami","year":"2014","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"10.1016\/j.micpro.2020.103180_bib0008","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1016\/j.micpro.2018.02.001","article-title":"FPGA implementation of SRAM PUFs based cryptographically secure pseudo-random number generator","volume":"59","author":"Chen","year":"2018","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/j.micpro.2020.103180_bib0009","doi-asserted-by":"crossref","unstructured":"J. Guajardo, S.S. Kumar, G.-J. Schrijen, P. Tuyls, FPGA Intrinsic PUFs and Their Use for IP Protection, in: CHES 2007, pp. 63\u201380.","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"10.1016\/j.micpro.2020.103180_bib0010","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1016\/j.micpro.2016.03.012","article-title":"Study on PUF based secure protection for IC design","volume":"45","author":"Liang","year":"2016","journal-title":"Microprocessors and Microsystems"},{"key":"10.1016\/j.micpro.2020.103180_bib0011","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1016\/j.micpro.2017.06.021","article-title":"True random number generator based on ring oscillator PUF circuit","volume":"53","author":"Buchovecka","year":"2017","journal-title":"Microprocess. Microsystems"},{"key":"10.1016\/j.micpro.2020.103180_bib0012","doi-asserted-by":"crossref","unstructured":"A. Maiti, V. Gunreddy, P. Schaumont, A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions, Springer New York, New York, NY, pp. 245\u2013267.","DOI":"10.1007\/978-1-4614-1362-2_11"},{"key":"10.1016\/j.micpro.2020.103180_bib0013","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1016\/j.micpro.2017.07.006","article-title":"Implementation of efficient SR-Latch PUF on FPGA and SoC devices","volume":"53","author":"Habib","year":"2017","journal-title":"Microprocessors and Microsystems"},{"issue":"3","key":"10.1016\/j.micpro.2020.103180_bib0014","doi-asserted-by":"crossref","first-page":"20:1","DOI":"10.1145\/3053681","article-title":"Improved Reliability of FPGA-Based PUF Identification Generator Design","volume":"10","author":"Gu","year":"2017","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"issue":"4","key":"10.1016\/j.micpro.2020.103180_bib0015","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1007\/s11390-014-1458-1","article-title":"A Survey on Silicon PUFs and Recent Advances in Ring Oscillator PUFs","volume":"29","author":"Zhang","year":"2014","journal-title":"Journal of Computer Science and Technology"},{"key":"10.1016\/j.micpro.2020.103180_bib0016","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1007\/s00145-010-9088-4","article-title":"Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive","volume":"24","author":"Maiti","year":"2011","journal-title":"J. Cryptology"},{"key":"10.1016\/j.micpro.2020.103180_bib0017","series-title":"2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014, Arlington, VA, USA, May 6-7, 2014","first-page":"50","article-title":"Composite PUF: A new design paradigm for physically unclonable functions on FPGA","author":"Sahoo","year":"2014"},{"key":"10.1016\/j.micpro.2020.103180_bib0018","series-title":"Thesis and Dissertation Repository","first-page":"1281","article-title":"Design and Evaluation of FPGA-based Hybrid Physically Unclonable Functions","author":"Khoshroo","year":"2013"},{"key":"10.1016\/j.micpro.2020.103180_bib0019","doi-asserted-by":"crossref","unstructured":"S.K. Mathew, S.K. Satpathy, M.A. Anders, H. Kaul, S.K. Hsu, A. Agarwal, G.K. Chen, R.J. Parker, R.K. Krishnamurthy, V. De, 16.2 A 0.19pJ\/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS, in: 2014 IEEE Inter. Solid-State Circuits Conference, pp. 278\u2013279.","DOI":"10.1109\/ISSCC.2014.6757433"},{"issue":"13","key":"10.1016\/j.micpro.2020.103180_bib0020","article-title":"A New Arbiter PUF for Enhancing Unpredictability on FPGA","volume":"2015","author":"Machida","year":"2015","journal-title":"The Scientific World Journal"},{"key":"10.1016\/j.micpro.2020.103180_bib0021","series-title":"IEEE International Workshop on Information Forensics and Security, WIFS","first-page":"1","article-title":"FPGA PUF using programmable delay lines","author":"Majzoobi","year":"2010"},{"key":"10.1016\/j.micpro.2020.103180_bib0022","series-title":"30th International Conference on VLSI Design and 16th International Conference on Embedded Systems (VLSID)","first-page":"161","article-title":"Compact Implementations of FPGA-based PUFs with Enhanced Performance","author":"Anandakumar","year":"2017"},{"key":"10.1016\/j.micpro.2020.103180_bib0023","unstructured":"Xilinx, Spartan-6 Libraries Guide for HDL Designs, 2009."},{"issue":"4","key":"10.1016\/j.micpro.2020.103180_bib0024","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/s13389-012-0044-0","article-title":"Variety enhancement of PUF responses using the locations of random outputting RS latches","volume":"3","author":"Yamamoto","year":"2013","journal-title":"Journal of Cryptographic Engineering"},{"key":"10.1016\/j.micpro.2020.103180_bib0025","series-title":"Reconfigurable Computing: Architectures, Tools and Applications","first-page":"382","article-title":"An Analysis of Delay Based PUF Implementations on FPGA","author":"Morozov","year":"2010"},{"key":"10.1016\/j.micpro.2020.103180_bib0026","series-title":"PROOFS@CHES 2017","first-page":"68","article-title":"Why Attackers Lose: Design and Security Analysis of Arbitrarily Large XOR Arbiter PUFs","volume":"49","author":"Wisiol","year":"2017"},{"key":"10.1016\/j.micpro.2020.103180_bib0027","series-title":"Proceedings of the Fifth ACM Workshop on Scalable Trusted Computing","first-page":"53","article-title":"Hardware Intrinsic Security from D Flip-flops","author":"van der Leest","year":"2010"},{"key":"10.1016\/j.micpro.2020.103180_bib0028","series-title":"2006 IEEE International Symposium on Information Theory","first-page":"499","article-title":"Estimating the Secrecy-Rate of Physical Unclonable Functions with the Context-Tree Weighting Method","author":"Ignatenko","year":"2006"},{"issue":"2","key":"10.1016\/j.micpro.2020.103180_bib0029","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1109\/TC.2018.2866241","article-title":"A Theoretical Model to Link Uniqueness and Min-Entropy for PUF Evaluations","volume":"68","author":"Gu","year":"2019","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/j.micpro.2020.103180_bib0030","series-title":"Technical Report","article-title":"NIST Special Publication 800-90: Recommendation for random number generation using deterministic random bit generators (revised)","author":"Barker","year":"2007"},{"key":"10.1016\/j.micpro.2020.103180_bib0031","series-title":"27th International Conference on Field Programmable Logic and Applications (FPL)","first-page":"1","article-title":"A fair and comprehensive large-scale analysis of oscillation-based PUFs for FPGAs","author":"Wild","year":"2017"},{"key":"10.1016\/j.micpro.2020.103180_bib0032","series-title":"IEEE Inter. Symp. on Hardware Oriented Security and Trust (HOST)","first-page":"126","article-title":"Large scale RO PUF analysis over slice type, evaluation time and temperature on 28nm Xilinx FPGAs","author":"Hesselbarth","year":"2018"},{"key":"10.1016\/j.micpro.2020.103180_bib0033","unstructured":"S.S.L. Instruments, Model EC Environmental Chamber, 2018, http:\/\/www.southernscientific.in\/."},{"key":"10.1016\/j.micpro.2020.103180_bib0034","unstructured":"A. Devices, LTC3546, 2009, https:\/\/www.analog.com\/media\/en\/technical-documentation\/data-sheets\/ltc3546.pdf."},{"issue":"8","key":"10.1016\/j.micpro.2020.103180_bib0035","doi-asserted-by":"crossref","first-page":"1126","DOI":"10.1109\/JPROC.2014.2320516","article-title":"Physical Unclonable Functions and Applications: A Tutorial","volume":"102","author":"Herder","year":"2014","journal-title":"Proceedings of the IEEE"},{"issue":"9","key":"10.1016\/j.micpro.2020.103180_bib0036","doi-asserted-by":"crossref","first-page":"1854","DOI":"10.1109\/TVLSI.2013.2279875","article-title":"The Impact of Aging on a Physical Unclonable Function","volume":"22","author":"Maiti","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/j.micpro.2020.103180_bib0037","series-title":"Proceedings of the 17th ACM Conference on Computer and Communications Security","first-page":"237","article-title":"Modeling Attacks on Physical Unclonable Functions","author":"R\u00fchrmair","year":"2010"},{"issue":"2","key":"10.1016\/j.micpro.2020.103180_bib0038","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1007\/s13389-017-0159-4","article-title":"Having no mathematical model may not secure PUFs","volume":"7","author":"Ganji","year":"2017","journal-title":"Journal of Cryptographic Engineering"},{"issue":"2","key":"10.1016\/j.micpro.2020.103180_bib0039","doi-asserted-by":"crossref","first-page":"26:1","DOI":"10.1145\/2818186","article-title":"A Survey on Lightweight Entity Authentication with Strong PUFs","volume":"48","author":"Delvaux","year":"2015","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.micpro.2020.103180_bib0040","article-title":"CMOS: dynamic multi-key obfuscation structure for strong pufs","volume":"abs\/1806.02011","author":"Zhang","year":"2018","journal-title":"CoRR"},{"key":"10.1016\/j.micpro.2020.103180_bib0041","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1016\/j.micpro.2018.05.006","article-title":"CRPUF: A modeling-resistant delay PUF based on cylindrical reconvergence","volume":"60","author":"Surita","year":"2018","journal-title":"Microprocessors and Microsystems"},{"issue":"9","key":"10.1016\/j.micpro.2020.103180_bib0042","doi-asserted-by":"crossref","first-page":"5699","DOI":"10.1109\/TIE.2016.2570720","article-title":"Analysis and Evaluation of PUF-Based SoC Designs for Security Applications","volume":"63","author":"Stanciu","year":"2016","journal-title":"IEEE Transactions on Industrial Electronics"},{"key":"10.1016\/j.micpro.2020.103180_bib0043","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1016\/j.vlsi.2018.04.017","article-title":"Improving performance of FPGA-based SR-latch PUF using Transient Effect Ring Oscillator and programmable delay lines","volume":"62","author":"Ardakani","year":"2018","journal-title":"Integration"},{"key":"10.1016\/j.micpro.2020.103180_bib0044","series-title":"2015 Euromicro Conference on Digital System Design","first-page":"559","article-title":"Towards Ideal Arbiter PUF Design on Xilinx FPGA: A Practitioner\u2019s Perspective","author":"Sahoo","year":"2015"},{"issue":"7","key":"10.1016\/j.micpro.2020.103180_bib0045","first-page":"827","article-title":"Physically Unclonable Function Using an Initial Waveform of Ring Oscillators","volume":"64","author":"Tanamoto","year":"2017","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"10.1016\/j.micpro.2020.103180_bib0046","first-page":"1","article-title":"Design, Analysis and Application of Embedded Resistive RAM based Strong Arbiter PUF","author":"Govindaraj","year":"2018","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"10.1016\/j.micpro.2020.103180_bib0047","series-title":"Innovative Security Solutions for Information Technology and Communications","first-page":"69","article-title":"SCA Resistance Analysis on FPGA Implementations of Sponge Based MAC PHOTON","author":"Nalla Anandakumar","year":"2015"}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933120303471?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933120303471?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T11:34:00Z","timestamp":1758886440000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933120303471"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":47,"alternative-id":["S0141933120303471"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2020.103180","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2020,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Efficient and Lightweight FPGA-based Hybrid PUFs with Improved Performance","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2020.103180","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"103180"}}