{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T23:53:19Z","timestamp":1775605999997,"version":"3.50.1"},"reference-count":138,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61701286"],"award-info":[{"award-number":["61701286"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Natural Science Foundation of Shandong Province","doi-asserted-by":"publisher","award":["ZR2018LF002"],"award-info":[{"award-number":["ZR2018LF002"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microprocessors and Microsystems"],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1016\/j.micpro.2020.103183","type":"journal-article","created":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T11:58:05Z","timestamp":1592999885000},"page":"103183","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":8,"special_numbering":"C","title":["Resource-efficient cyber-physical systems design: A survey"],"prefix":"10.1016","volume":"77","author":[{"given":"Zhao","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengcheng","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoxiao","family":"Dong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chongguang","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.micpro.2020.103183_bib0001","series-title":"Proc. Des., Autom. Test Europe Conf. Exhib.","first-page":"234","article-title":"Exploiting system dynamics for resource-efficient automotive CPS design","author":"Maldonado","year":"2019"},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0002","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1561\/1000000045","article-title":"Resource-aware automotive control systems design: a cyber-physical systems approach","volume":"10","author":"Chang","year":"2016","journal-title":"Found. Trends Electron. Des. Autom."},{"key":"10.1016\/j.micpro.2020.103183_bib0003","series-title":"Proc. Real Time Syst. Symp.","first-page":"238","article-title":"Battery- and aging-aware embedded control systems for electric vehicles","author":"Chang","year":"2014"},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0004","doi-asserted-by":"crossref","first-page":"586","DOI":"10.1109\/TCAD.2016.2613933","article-title":"Memory-aware embedded control systems design","volume":"36","author":"Chang","year":"2016","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circt. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0005","series-title":"Proc. IEEE ACM Int. Conf. Comput. Des. Dig. Tech. Pap.","first-page":"1","article-title":"Model-based design of resource-efficient automotive control software","author":"Chang","year":"2016"},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0006","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/3121427","article-title":"OS-aware automotive controller design using non-uniform sampling","volume":"2","author":"Chang","year":"2018","journal-title":"ACM Trans. Cyber-Phys. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0007","series-title":"Proc. IEEE Int. Conf. Cyber-Phys. Syst., Networks, Appl.","first-page":"37","article-title":"Reliable CPS design for mitigating semiconductor and battery aging in electric vehicles","author":"Chang","year":"2015"},{"issue":"5s","key":"10.1016\/j.micpro.2020.103183_bib0008","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1145\/3358213","article-title":"A dual-mode strategy for performance-maximisation and resource-efficient CPS design","volume":"18","author":"Dai","year":"2019","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0009","series-title":"Proc. Des., Autom. Test Europe Conf. Exhib.","first-page":"694","article-title":"Cache-aware task scheduling for maximizing control performance","author":"Chang","year":"2018"},{"key":"10.1016\/j.micpro.2020.103183_bib0010","series-title":"Proc. Des. Autom. Conf.","first-page":"1","article-title":"Tighter dimensioning of heterogeneous multi-resource autonomous CPS with control performance guarantees","author":"Roy","year":"2019"},{"key":"10.1016\/j.micpro.2020.103183_bib0011","series-title":"Proc. Real Time Syst. Symp.","first-page":"283","article-title":"Designing high-quality embedded control systems with guaranteed stability","author":"Aminifar","year":"2012"},{"key":"10.1016\/j.micpro.2020.103183_bib0012","series-title":"Proc. IEEE Real Time Embedded Technol. Appl. Symp.","first-page":"63","article-title":"JFAIR: a scheduling algorithm to stabilize control applications","author":"Aminifar","year":"2015"},{"issue":"5","key":"10.1016\/j.micpro.2020.103183_bib0013","first-page":"171","article-title":"Weakly hard schedulability analysis for fixed priority scheduling of periodic real-time tasks","volume":"16","author":"Sun","year":"2017","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0014","series-title":"Proc. Int. Conf. Event-Based Control, Commun., Signal Process.","first-page":"1","article-title":"Self-triggered controllers, resource sharing, and hard guarantees","author":"Aminifar","year":"2016"},{"key":"10.1016\/j.micpro.2020.103183_bib0015","series-title":"Proc. IEEE Int. Conf. High Perform. Comput. Commun. and IEEE Int. Conf. Embedded Softw.","first-page":"1450","article-title":"A unified WCET analysis framework for multi-core platforms","author":"Dasari","year":"2012"},{"key":"10.1016\/j.micpro.2020.103183_bib0016","series-title":"Proc. IEEE Real Time and Embedded Technology and Applications Symposium","first-page":"99","article-title":"An analysis of the impact of bus contention on the WCET in multicores","author":"Chattopadhyay","year":"2012"},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0017","first-page":"123","article-title":"A unified WCET analysis framework for multicore platforms","volume":"13","author":"Chattopadhyay","year":"2014","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0018","series-title":"Proc. European Congress on Embedded Real Time Software and Systems","first-page":"1","article-title":"Predictable composition of memory accesses on many-core processors","author":"Perret","year":"2016"},{"key":"10.1016\/j.micpro.2020.103183_bib0019","series-title":"Proc. IEEE Int. Conf. Embed. Real-Time Comput. Syst. Appl.","first-page":"1","article-title":"A scheduling framework for handling integrated modular avionic systems on multicore platforms","author":"Melani","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0020","series-title":"Proc. ACM Int. Conf. Proc. Ser.","first-page":"129","article-title":"A generic and compositional framework for multicore response time analysis","author":"Altmeyer","year":"2015"},{"key":"10.1016\/j.micpro.2020.103183_bib0021","series-title":"Proc. IEEE Real Time Embedded Technol. Appl. Symp.","first-page":"130","article-title":"Bundled scheduling of parallel real-time tasks","author":"Wasly","year":"2019"},{"key":"10.1016\/j.micpro.2020.103183_bib0022","series-title":"Proc. International Conference on P2P, Parallel, Grid, Cloud and Internet Computing","first-page":"759","article-title":"Hybrid approach on cache aware real-time scheduling for multi-core systems","author":"Huybrechts","year":"2016"},{"issue":"3","key":"10.1016\/j.micpro.2020.103183_bib0023","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1007\/s11241-017-9285-4","article-title":"An extensible framework for multicore response time analysis","volume":"54","author":"Davis","year":"2018","journal-title":"Real Time Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0024","series-title":"Proc. ACM Int. Conf. Embedded Softw., Co-located ESWEEK","first-page":"63","article-title":"Timed model checking with abstractions: Towards worst-case response time analysis in resource-sharing manycore systems","author":"Giannopoulou","year":"2012"},{"issue":"5\u20136","key":"10.1016\/j.micpro.2020.103183_bib0025","doi-asserted-by":"crossref","first-page":"736","DOI":"10.1007\/s11241-014-9211-y","article-title":"A formal approach to the WCRT analysis of multicore systems with memory contention under phase-structured task sets","volume":"50","author":"Lampka","year":"2014","journal-title":"Real Time Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0026","series-title":"Proc. IEEE Trustcom\/BigDataSE\/ICESS","first-page":"815","article-title":"Integrating cache-related preemption delay into GEDF analysis for multiprocessor scheduling with on-chip cache","author":"Zhang","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0027","series-title":"Proc. Real Time Syst. Symp.","first-page":"199","article-title":"Schedulability analysis of non-preemptive real-time scheduling for multicore processors with shared caches","author":"Xiao","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0028","series-title":"Proc. Des. Autom. Conf.","first-page":"1","article-title":"MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources","author":"Huang","year":"2016"},{"key":"10.1016\/j.micpro.2020.103183_bib0029","series-title":"Proc. Real Time Syst. Symp.","first-page":"209","article-title":"Memory bank partitioning for fixed-priority tasks in a multi-core system","author":"Cheng","year":"2017"},{"issue":"3","key":"10.1016\/j.micpro.2020.103183_bib0030","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1145\/3203407","article-title":"Schedulability analysis of tasks with corunner-dependent execution times","volume":"17","author":"Andersson","year":"2018","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0031","series-title":"Proc. Euromicro Conference on Real-Time Systems","first-page":"1","article-title":"Deterministic memory abstraction and supporting multicore system architecture","author":"Farshchi","year":"2018"},{"key":"10.1016\/j.micpro.2020.103183_bib0032","series-title":"Proc. Real Time Syst. Symp.","first-page":"350","article-title":"Exploiting locality for the performance analysis of shared memory systems in MPSoCs","author":"Saidi","year":"2018"},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0033","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1007\/s11241-019-09340-0","article-title":"A real-time scratchpad-centric OS with predictable inter\/intra-core communication for multi-core embedded systems","volume":"55","author":"Tabish","year":"2019","journal-title":"Real Time Syst."},{"issue":"49","key":"10.1016\/j.micpro.2020.103183_bib0034","doi-asserted-by":"crossref","first-page":"1484","DOI":"10.1109\/JPROC.2018.2864271","article-title":"Codesign methodologies and tools for cyber-physical systems","volume":"106","author":"Zhu","year":"2018","journal-title":"Proc. IEEE"},{"issue":"9","key":"10.1016\/j.micpro.2020.103183_bib0035","doi-asserted-by":"crossref","first-page":"1421","DOI":"10.1109\/TCAD.2016.2633961","article-title":"Design automation of cyber-physical systems: challenges, advances, and opportunities","volume":"36","author":"Seshia","year":"2017","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circt. Syst."},{"issue":"1","key":"10.1016\/j.micpro.2020.103183_bib0036","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/S0020-0190(00)00165-4","article-title":"On priority assignment in fixed priority scheduling","volume":"79","author":"Audsley","year":"2001","journal-title":"Inf. Process. Lett."},{"key":"10.1016\/j.micpro.2020.103183_bib0037","series-title":"Proc. IEEE Real Time Embedded Technol. Appl. Symp.","first-page":"221","article-title":"Incorporating scenarios and heuristics to improve flexibility in real-time embedded systems","author":"Bate","year":"2006"},{"key":"10.1016\/j.micpro.2020.103183_bib0038","series-title":"Proc. IEEE Real Time Syst. Symp.","first-page":"469","article-title":"Design space exploration and system optimization with SymTA\/S\u2019 symbolic timing analysis for systems","author":"Hamann","year":"2004"},{"issue":"11","key":"10.1016\/j.micpro.2020.103183_bib0039","doi-asserted-by":"crossref","first-page":"3242","DOI":"10.1109\/TPDS.2016.2528978","article-title":"Global fixed priority scheduling with preemption threshold: schedulability analysis and stack size minimization","volume":"27","author":"C.Wang","year":"2016","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"5","key":"10.1016\/j.micpro.2020.103183_bib0040","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2632160","article-title":"Minimizing stack and communication memory usage in real-time embedded applications","volume":"13","author":"Zeng","year":"2014","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0041","series-title":"Proc. IEEE Conf. Real Time Comput. Syst. Appl.","first-page":"328","article-title":"Scheduling fixed-priority tasks with preemption threshold","author":"Wang","year":"1999"},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0042","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2362336.2362352","article-title":"Optimization of task allocation and priority assignment in hard real-time distributed systems","volume":"11","author":"Zhu","year":"2013","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"11","key":"10.1016\/j.micpro.2020.103183_bib0043","doi-asserted-by":"crossref","first-page":"2188","DOI":"10.1109\/TCAD.2018.2857380","article-title":"A unified framework for period and priority optimization in distributed hard real-time systems","volume":"37","author":"Zhao","year":"2018","journal-title":"IEEE Trans. Comput. Aided Des. Integr Circt.Syst."},{"issue":"1","key":"10.1016\/j.micpro.2020.103183_bib0044","doi-asserted-by":"crossref","first-page":"5881","DOI":"10.1016\/j.ifacol.2017.08.1305","article-title":"Scheduling and control co-design for control systems under computational constraints","volume":"55","author":"Zhao","year":"2017","journal-title":"IFAC-Papers OnLine"},{"key":"10.1016\/j.micpro.2020.103183_bib0045","series-title":"Proc. Des. Autom. Test Eur.","first-page":"57","article-title":"Integrated scheduling and synthesis of control applications on distributed embedded systems","author":"Samii","year":"2009"},{"key":"10.1016\/j.micpro.2020.103183_bib0046","series-title":"Proc. IEEE Int. Symp. Electron. Des., Test Appl.","first-page":"66","article-title":"Design optimization and synthesis of flexray parameters for embedded control applications","author":"Samii","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0047","series-title":"Proc. Design Autom. Test Eur. Conf. Exhibit.","first-page":"1093","article-title":"Control-quality driven design of cyber-physical systems with robustness guarantees","author":"Aminifar","year":"2013"},{"issue":"1","key":"10.1016\/j.micpro.2020.103183_bib0048","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/JPROC.2017.2779456","article-title":"Semantics-preserving cosynthesis of cyber-physical systems","volume":"106","author":"Roy","year":"2018","journal-title":"Proc. IEEE"},{"issue":"12","key":"10.1016\/j.micpro.2020.103183_bib0049","doi-asserted-by":"crossref","first-page":"3552","DOI":"10.1109\/TC.2016.2557322","article-title":"An efficient control-driven period optimization algorithm for distributed real-time systems","volume":"65","author":"Deng","year":"2016","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0050","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MDAT.2017.2766564","article-title":"Control-quality-driven design of embedded control systems with stability guarantees","volume":"35","author":"Aminifar","year":"2018","journal-title":"IEEE Des. Test"},{"issue":"1","key":"10.1016\/j.micpro.2020.103183_bib0051","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3358604","article-title":"Security-aware routing and scheduling for control applications on ethernet TSN networks","volume":"25","author":"Mahfouzi","year":"2019","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0052","series-title":"Proc. Des., Autom. Test Europe Conf. Exhib.","first-page":"682","article-title":"Stability-aware integrated routing and scheduling for control applications in ethernet networks","author":"Mahfouzi","year":"2018"},{"key":"10.1016\/j.micpro.2020.103183_bib0053","series-title":"Proc. IEEE Conf. Decis. Control","first-page":"2459","article-title":"Co-design for control and scheduling over wireless industrial control networks","author":"Peters","year":"2015"},{"issue":"1","key":"10.1016\/j.micpro.2020.103183_bib0054","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/TII.2012.2216537","article-title":"An online optimization approach for control and communication codesign in networked cyber-physical systems","volume":"9","author":"Cao","year":"2013","journal-title":"IEEE Trans. Ind. Inf."},{"key":"10.1016\/j.micpro.2020.103183_bib0055","series-title":"Proc. IEEE iThings-GreenCom-CPSCom-SmartData","first-page":"76","article-title":"A controller\/architecture co-design framework for wireless cyber-physical systems","author":"Liu","year":"2018"},{"key":"10.1016\/j.micpro.2020.103183_bib0056","series-title":"Proc. Intelligent Internet of Things: From Device to Fog and Cloud","first-page":"357","article-title":"Intelligent and connected cyber-physical systems: aperspective from connected autonomous vehicles","author":"Chang","year":"2020"},{"key":"10.1016\/j.micpro.2020.103183_bib0057","series-title":"Proc. Euromicro Conf. Real Time Syst.","first-page":"174","article-title":"WCET(m) estimation in multi-core systems using single core equivalence","author":"Mancuso","year":"2015"},{"issue":"5","key":"10.1016\/j.micpro.2020.103183_bib0058","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/MM.2010.78","article-title":"Merasa: multicore execution of hard real-time applications supporting analyzability","volume":"30","author":"Ungerer","year":"2010","journal-title":"IEEE Micro."},{"key":"10.1016\/j.micpro.2020.103183_bib0059","series-title":"Proc. Des. Autom. Conf.","first-page":"274","article-title":"Temporal isolation on multiprocessing architectures","author":"Bui","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0060","series-title":"Proc. IEEE Real-Time Embed. Technol. Appl. Symp.","first-page":"1","article-title":"A real-time scratchpad-centric OS for multi-core embedded systems","author":"Tabish","year":"2016"},{"key":"10.1016\/j.micpro.2020.103183_bib0061","series-title":"Proc. IEEE Int. Conf. Ind. Technol.","first-page":"1389","article-title":"A distributed multicore real-time operating system family based on aspect-oriented programming","author":"Harada","year":"2018"},{"key":"10.1016\/j.micpro.2020.103183_bib0062","series-title":"Proc. Architecture of Computing Systems","first-page":"171","article-title":"CyPhOS\u2013a component-based cache-aware multi-core operating system","author":"Borghorst","year":"2019"},{"key":"10.1016\/j.micpro.2020.103183_bib0063","series-title":"Proc. Int. Conf. Inf. Commun. Technol. Convergence","first-page":"1096","article-title":"Azalea-unikernel: unikernel into multi-kernel operating system for manycore systems","author":"Jeon","year":"2018"},{"issue":"12","key":"10.1016\/j.micpro.2020.103183_bib0064","doi-asserted-by":"crossref","first-page":"6898","DOI":"10.1007\/s11227-018-2589-x","article-title":"Accelerated bulk memory operations on heterogeneous multi-core systems","volume":"74","author":"Lee","year":"2018","journal-title":"J. Supercomput."},{"issue":"11","key":"10.1016\/j.micpro.2020.103183_bib0065","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1145\/1592761.1592781","article-title":"Model checking: algorithmic verification and debugging","volume":"52","author":"Clarke","year":"2009","journal-title":"Commun. ACM"},{"key":"10.1016\/j.micpro.2020.103183_bib0066","series-title":"Proc. Commun. Comput. Info. Sci.","first-page":"239","article-title":"A spin-based approach for checking OSEK\/VDX applications","author":"Zhang","year":"2015"},{"issue":"5","key":"10.1016\/j.micpro.2020.103183_bib0067","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11432-016-9039-4","article-title":"Autoc: an efficient translator for model checking deterministic scheduler based OSEK\/VDX applications","volume":"61","author":"Zhang","year":"2018","journal-title":"Sci. China Inf. Sci."},{"key":"10.1016\/j.micpro.2020.103183_bib0068","series-title":"Proc. IEEE\/ACM Int. Conf. Autom. Softw. Eng.","first-page":"565","article-title":"Model checking embedded control software using OS-in-the-loop CEGAR","author":"Kim","year":"2019"},{"key":"10.1016\/j.micpro.2020.103183_bib0069","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1016\/j.jss.2017.07.040","article-title":"A configurable V&V framework using formal behavioral patterns for OSEK\/VDX operating systems","volume":"137","author":"Choi","year":"2018","journal-title":"J. Syst. Softw."},{"key":"10.1016\/j.micpro.2020.103183_bib0070","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1016\/j.future.2015.05.008","article-title":"RT-ROS: a real-time ROS architecture on multi-core processors","volume":"56","author":"Wei","year":"2016","journal-title":"Future Gener. Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0071","series-title":"Proc. Springer Handbook of Robotics","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1007\/978-3-319-32552-1_12","article-title":"Robotic systems architectures and programming","author":"Kortenkamp","year":"2016"},{"issue":"12","key":"10.1016\/j.micpro.2020.103183_bib0072","doi-asserted-by":"crossref","first-page":"1312","DOI":"10.1177\/0278364917733549","article-title":"Formal verification of obstacle avoidance and navigation of ground robots","volume":"36","author":"Mitsch","year":"2017","journal-title":"Int. J. Robot. Res."},{"key":"10.1016\/j.micpro.2020.103183_bib0073","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.robot.2015.11.012","article-title":"Formal verification of ethical choices in autonomous systems","volume":"77","author":"Dennis","year":"2016","journal-title":"Rob. Autom. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0074","series-title":"Proc. IEEE Int. Conf. Embed. Real-Time Comput. Syst. Applications","first-page":"52","article-title":"ROSCH: real-time scheduling framework for ROS","author":"Saito","year":"2019"},{"key":"10.1016\/j.micpro.2020.103183_bib0075","series-title":"Proc. IEEE Int. Conf. Mechatronics Autom.","first-page":"1859","article-title":"Design of a dual-core processor based controller with RTOS-GPOS dual operating system","author":"Sun","year":"2019"},{"issue":"3","key":"10.1016\/j.micpro.2020.103183_bib0076","doi-asserted-by":"crossref","first-page":"901","DOI":"10.1007\/s10878-018-0328-0","article-title":"Verifying schedulability of tasks in ROS-based systems","volume":"37","author":"Cui","year":"2019","journal-title":"J. Combin. Optim."},{"issue":"1","key":"10.1016\/j.micpro.2020.103183_bib0077","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1007\/s10766-019-00647-w","article-title":"Message passing optimization in robot operating system","volume":"48","author":"Jiang","year":"2020","journal-title":"Int. J. Parallel Program"},{"key":"10.1016\/j.micpro.2020.103183_bib0078","series-title":"Proc. IEEE\/ACM\/IFIP Int. Conf. Hardw.\/Softw. Codesign Syst. Synth.","first-page":"139","article-title":"Constraint-driven synthesis and tool-support for flexray-based automotive control systems","author":"Schneider","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0079","series-title":"Proc. Design, Automation, and Test in Europe Conference and Exhibition","first-page":"1227","article-title":"Time triggered implementations of mixed-criticality automtoive software","author":"Goswami","year":"2012"},{"key":"10.1016\/j.micpro.2020.103183_bib0080","series-title":"Proc. IEEE Int. Symp. Ind. Embedded Syst.","first-page":"94","article-title":"On the timing analysis of the dynamic segment of flexray","author":"Bordoloi","year":"2012"},{"key":"10.1016\/j.micpro.2020.103183_bib0081","series-title":"Proc. Des. Autom. Test Eur.","first-page":"1099","article-title":"Compositional analysis of switched ethernet topologies","author":"Schneider","year":"2013"},{"issue":"6","key":"10.1016\/j.micpro.2020.103183_bib0082","doi-asserted-by":"crossref","first-page":"2337","DOI":"10.1109\/TCST.2014.2301795","article-title":"Relaxing signal delay constraints in distributed embedded controllers","volume":"22","author":"Goswami","year":"2014","journal-title":"IEEE Trans. Control Syst. Technol."},{"key":"10.1016\/j.micpro.2020.103183_bib0083","series-title":"Proc. IEEE\/ACM Int. Symp. Netw. Chip","first-page":"1","article-title":"Hybrid automotive in-vehicle networks","author":"Roy","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0084","series-title":"Proc. Des. Autom. Test Eur.","first-page":"914","article-title":"Re-engineering cyber-physical control applications for hybrid communication protocols","author":"Goswami","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0085","series-title":"Proc. IEEE Int. Symp. Ind. Embedded Syst.","first-page":"266","article-title":"Schedulability analysis of distributed cyber-physical applications on mixed time-\/event-triggered bus architectures with retransmissions","author":"Massur","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0086","series-title":"Proc. Des. Autom. Test Eur.","first-page":"1233","article-title":"Timing analysis of cyber-physical applications for hybrid communication protocols","author":"Massur","year":"2012"},{"key":"10.1016\/j.micpro.2020.103183_bib0087","series-title":"Proc. IEEE Int. Conf. Embed. Real-Time Comput. Syst. Appl.","first-page":"159","article-title":"Reconfigurable communication middleware for flexray-based distributed embedded systems","author":"Majumdar","year":"2015"},{"key":"10.1016\/j.micpro.2020.103183_bib0088","series-title":"Proc. IEEE Int. Conf. Embed. Real-Time Comput. Syst. Appl.","first-page":"1","article-title":"Effectively utilizing elastic resources in networked control systems","author":"Balszun","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0089","series-title":"Proc. IEEE Conf. Decis. Control","first-page":"5272","article-title":"Emulated controller design for networked control systems implemented on flexray","author":"Wang","year":"2014"},{"issue":"3","key":"10.1016\/j.micpro.2020.103183_bib0090","doi-asserted-by":"crossref","first-page":"1665","DOI":"10.1109\/TII.2017.2690939","article-title":"Scheduling algorithms of flat semi-dormant multicontrollers for a cyber-physical system","volume":"14","author":"Gong","year":"2017","journal-title":"IEEE Trans. Ind. Inf."},{"issue":"5","key":"10.1016\/j.micpro.2020.103183_bib0091","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1007\/s11241-017-9272-9","article-title":"Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning","volume":"53","author":"Kim","year":"2017","journal-title":"Real Time Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0092","series-title":"Proc. Real Time Technol. Appl.","first-page":"45","article-title":"Real-time cache management framework for multi-core architectures","author":"Mancuso","year":"2013"},{"key":"10.1016\/j.micpro.2020.103183_bib0093","series-title":"Proc. IEEE Real Time Embedded Technol. Appl. Symp.","first-page":"211","article-title":"VCAT: Dynamic cache management using CAT virtualization","author":"Xu","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0094","series-title":"Proc. ACM Int. Conf. Proc. Ser.","first-page":"171","article-title":"PRETI: Partitioned real-time shared cache for mixed-criticality real-time systems","author":"Lesage","year":"2012"},{"key":"10.1016\/j.micpro.2020.103183_bib0095","series-title":"Proc. Conf. High Perform. Comput. Networking, Storage and Anal.","first-page":"14","article-title":"Enabling software management for multicore caches with a lightweight hardware support","author":"Lin","year":"2009"},{"key":"10.1016\/j.micpro.2020.103183_bib0096","series-title":"Proc. Int. Conf. Comput. Res. Dev.","first-page":"1","article-title":"Time-predictable multicore cache architectures","author":"Yan","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0097","series-title":"Proc. Int. Conf. Compilers, Archit. Synth. Embedded Syst.","first-page":"145","article-title":"WCET-driven cache-aware code positioning","author":"Falk","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0098","series-title":"Proc. IEEE Int. Conf. Embedded Real-Time Comput. Syst. Appl.","first-page":"1","article-title":"Light-PREM: automated software refactoring for predictable execution on COTS embedded systems","author":"Caccamo","year":"2014"},{"issue":"2","key":"10.1016\/j.micpro.2020.103183_bib0099","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/2830555","article-title":"A survey on cache management mechanisms for real-time embedded systems","volume":"48","author":"Gracioli","year":"2015","journal-title":"ACM Comput. Surv."},{"key":"10.1016\/j.micpro.2020.103183_bib0100","series-title":"Proc. Parallel Archit. Compil. Tech.","first-page":"381","article-title":"COLORIS: a dynamic cache partitioning system using page coloring","author":"Ye","year":"2014"},{"key":"10.1016\/j.micpro.2020.103183_bib0101","series-title":"Proc. Leibniz Int. Proc. Informatics","first-page":"3","article-title":"WCET derivation under single core equivalence with explicit memory budget assignment","author":"Mancuso","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0102","series-title":"Proc. IEEE Real Time Embedded Technol. Appl. Symp.","first-page":"1","article-title":"Deterministic memory hierarchy and virtualization for modern multi-core embedded systems","author":"Kloda","year":"2019"},{"key":"10.1016\/j.micpro.2020.103183_bib0103","series-title":"Proc. ACM Int. Conf. Proc. Ser.","first-page":"208","article-title":"Handling write backs in multi-level cache analysis for WCET estimation","author":"Zhang","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0104","series-title":"Proc. Hardware Software Codesign Proc. Int. Workshop","first-page":"201","article-title":"Accurate estimation of cache-related preemption delay","author":"Negi","year":"2003"},{"issue":"6","key":"10.1016\/j.micpro.2020.103183_bib0105","doi-asserted-by":"crossref","first-page":"700","DOI":"10.1109\/12.689649","article-title":"Analysis of cache-related preemption delay in fixed-priority preemptive scheduling","volume":"47","author":"Lee","year":"1998","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0106","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/1274858.1274863","article-title":"Scalable precision cache analysis for realtime software","volume":"6","author":"Staschulat","year":"2007","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0107","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1145\/1755951.1755911","article-title":"Resilience analysis: tightening the CRPD bound for set-associative caches","volume":"45","author":"Altmeyer","year":"2010","journal-title":"ACM SIGPLAN Not."},{"key":"10.1016\/j.micpro.2020.103183_bib0108","series-title":"Proc. Real Time Syst. Symp.","first-page":"212","article-title":"Tightening the bounds on feasible preemption points","author":"Ramaprasad","year":"2006"},{"key":"10.1016\/j.micpro.2020.103183_bib0109","series-title":"Proc. Real Time Syst. Symp.","first-page":"161","article-title":"Integrating cache-related pre-emption delays into analysis of fixed priority scheduling with pre-emption thresholds","author":"Bril","year":"2014"},{"issue":"11","key":"10.1016\/j.micpro.2020.103183_bib0110","doi-asserted-by":"crossref","first-page":"2255","DOI":"10.1109\/TCAD.2018.2857079","article-title":"Analyzing data cache related preemption delay with multiple preemptions","volume":"37","author":"Zhang","year":"2018","journal-title":"IEEE Trans. Comput. Aided. Des. Integr. Circt.Syst."},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0111","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1145\/325478.325479","article-title":"Cache miss equations: a compiler framework for analyzing and tuning memory behavior","volume":"21","author":"Ghosh","year":"1999","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0112","series-title":"Proc. ACM SIGPLAN Conf. Program. Lang. Des. Implementation","first-page":"286","article-title":"Exact analysis of the cache behavior of nested loops","author":"Chatterjee","year":"2001"},{"key":"10.1016\/j.micpro.2020.103183_bib0113","series-title":"Proc. IEEE Real Time Embedded Technol. Appl. Symp.","first-page":"148","article-title":"Bounding worst-case data cache behavior by analytically deriving cache reference patterns","author":"Ramaprasad","year":"2005"},{"key":"10.1016\/j.micpro.2020.103183_bib0114","series-title":"Proc. Euromicro Conf. Real Time Syst.","first-page":"109","article-title":"A new notion of useful cache block to improve the bounds of cache-related preemption delay","author":"Altmeyer","year":"2009"},{"issue":"8","key":"10.1016\/j.micpro.2020.103183_bib0115","first-page":"1","article-title":"Scope-aware useful cache block calculation for cache-related preemption delay analysis with set-associative data caches","volume":"14","author":"Zhang","year":"2015","journal-title":"IEEE Trans. Comput. Aided. Des. Integr. Circuits Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0116","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/2632156","article-title":"Cache-related preemption delay analysis for multilevel noninclusive caches","volume":"13","author":"Chattopadhyay","year":"2014","journal-title":"ACM Trans. Embedded Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0117","series-title":"Proc. Int. Conf. Embed. Softw.","first-page":"1","article-title":"Cache-related preemption delay analysis for multi-level inclusive caches","author":"Zhang","year":"2016"},{"issue":"7","key":"10.1016\/j.micpro.2020.103183_bib0118","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1002\/cpe.5011","article-title":"Adaptive TB-LMI: an efficient memory controller and scheduler design","volume":"31","author":"El-Moursy","year":"2019","journal-title":"Concurr. Comput."},{"issue":"4","key":"10.1016\/j.micpro.2020.103183_bib0119","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1314299.1314301","article-title":"Memory scheduling for modern microprocessors","volume":"25","author":"Hur","year":"2007","journal-title":"ACM Trans. Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0120","series-title":"Proc. Real Time Syst. Symp.","first-page":"372","article-title":"Worst case analysis of dram latency in multi-requestor systems","author":"Wu","year":"2013"},{"key":"10.1016\/j.micpro.2020.103183_bib0121","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1016\/j.jpdc.2020.01.001","article-title":"PMSMC: Priority-based multi-requestor scheduler for embedded system memory controller","volume":"139","author":"El-Moursy","year":"2020","journal-title":"J. Parallel Distrib. Comput."},{"issue":"7","key":"10.1016\/j.micpro.2020.103183_bib0122","doi-asserted-by":"crossref","first-page":"153","DOI":"10.1145\/780731.780754","article-title":"From simulink to SCADE\/lustre to TTA: a layered approach for distributed embedded applications","volume":"38","author":"Caspi","year":"2003","journal-title":"ACM SIGPLAN. Not."},{"issue":"6","key":"10.1016\/j.micpro.2020.103183_bib0123","first-page":"87","article-title":"From dataflow specification to multiprocessor partitioned time-triggered real-time implementation","volume":"111","author":"Carle","year":"2016","journal-title":"J. Environ. Manag."},{"key":"10.1016\/j.micpro.2020.103183_bib0124","series-title":"Proc. Euromicro Conference on Digital System","first-page":"615","article-title":"Manycore scheduling of data parallel applications using SMT solvers","author":"Tendulkar","year":"2014"},{"key":"10.1016\/j.micpro.2020.103183_bib0125","series-title":"Proc. Design, Automation & Test in Europe Conference & Exhibition","first-page":"752","article-title":"Near-optimal deployment of dataflow applications on many-core platforms with real-time guarantees","author":"Skalistis","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0126","series-title":"Proc. ACM Int. Conf. Proc. Ser.","first-page":"67","article-title":"Response time analysis of synchronous data flow programs on a many-core processor","author":"Rihani","year":"2016"},{"key":"10.1016\/j.micpro.2020.103183_bib0127","series-title":"Proc. International Conference on Real-Time Networks and Systems","first-page":"188","article-title":"Quantifying WCET reduction of parallel applications by introducing slack time to limit resource contention","author":"Martinez","year":"2017"},{"key":"10.1016\/j.micpro.2020.103183_bib0128","series-title":"Proc. Euromicro Conf. Real Time Syst.","first-page":"14","article-title":"Contention-free execution of automotive applications on a clustered many-core platform","author":"Becker","year":"2016"},{"issue":"5s","key":"10.1016\/j.micpro.2020.103183_bib0129","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3126496","article-title":"Tightening contention delays while scheduling parallel applications on multi-core architectures","volume":"16","author":"Rouxel","year":"2017","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"10.1016\/j.micpro.2020.103183_bib0130","series-title":"Proc. Real Time Technol. Appl.","first-page":"269","article-title":"A predictable execution model for COTS-based embedded systems","author":"Pellizzoni","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0131","series-title":"Proc. IEEE Int. Conf. Eng. Complex Comput. Syst.","first-page":"114","article-title":"Efficient contention-aware scheduling of SDF graphs on shared multi-bank memory","author":"Tran","year":"2019"},{"key":"10.1016\/j.micpro.2020.103183_bib0132","series-title":"Proc. ACM Int. Conf. Proc. Ser.","first-page":"299","article-title":"Enabling compositionality for multicore timing analysis","author":"Hahn","year":"2016"},{"key":"10.1016\/j.micpro.2020.103183_bib0133","series-title":"Proc. Int. Symp. Reconfigurable Commun.-Centric Syst.-on-Chip","first-page":"1","article-title":"Exploring hybrid memory caches in chip multiprocessors","author":"Donyanavard","year":"2018"},{"key":"10.1016\/j.micpro.2020.103183_bib0134","series-title":"Proc. IEEE\/IFIP Int. Conf. VLSI Syst.-on-Chip","first-page":"31","article-title":"STT-RAM based energy-efficiency hybrid cache for CMPs","author":"Li","year":"2011"},{"key":"10.1016\/j.micpro.2020.103183_bib0135","series-title":"Proc. Asia South Pac. Des. Autom. Conf.","first-page":"610","article-title":"A coherent hybrid SRAM and STT-RAM l1 cache architecture for shared memory multicores","author":"Wang","year":"2014"},{"key":"10.1016\/j.micpro.2020.103183_bib0136","series-title":"Proc. Int. Conf. VLSI Syst., Archit., Technol. Appl.","first-page":"1","article-title":"Optmem: dark-silicon aware low latency hybrid memory design","author":"Onsori","year":"2016"},{"key":"10.1016\/j.micpro.2020.103183_bib0137","series-title":"Proc. IEEE Int. Symp. Embed. Multicore\/Manycore SoCs","first-page":"167","article-title":"Adaptive time-based least memory intensive scheduling","author":"Elhelw","year":"2015"},{"issue":"6","key":"10.1016\/j.micpro.2020.103183_bib0138","doi-asserted-by":"crossref","first-page":"1882","DOI":"10.1109\/TC.2015.2458859","article-title":"Power\/performance trade-offs in real-time SDRAM command scheduling","volume":"65","author":"Goossens","year":"2016","journal-title":"IEEE Trans. Comput."}],"container-title":["Microprocessors and Microsystems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933120303501?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0141933120303501?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T11:34:22Z","timestamp":1758886462000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0141933120303501"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":138,"alternative-id":["S0141933120303501"],"URL":"https:\/\/doi.org\/10.1016\/j.micpro.2020.103183","relation":{},"ISSN":["0141-9331"],"issn-type":[{"value":"0141-9331","type":"print"}],"subject":[],"published":{"date-parts":[[2020,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Resource-efficient cyber-physical systems design: A survey","name":"articletitle","label":"Article Title"},{"value":"Microprocessors and Microsystems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.micpro.2020.103183","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"103183"}}