{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:05:40Z","timestamp":1761645940945},"reference-count":8,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2000,1,1]],"date-time":"2000-01-01T00:00:00Z","timestamp":946684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2000]]},"DOI":"10.1109\/12.822563","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:26:37Z","timestamp":1030220797000},"page":"48-54","source":"Crossref","is-referenced-by-count":14,"title":["An approach for detecting multiple faulty FPGA logic blocks"],"prefix":"10.1109","volume":"49","author":[{"family":"Wei Kang Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.J.","family":"Meyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"bibT00486","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510883"},{"key":"bibT00485","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/FPGA.1996.242437","article-title":"evaluation of fpga resources for built-in self-test of programmable logic blocks","author":"stroud","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"bibT00488","year":"1995","journal-title":"The Programmable Gate Array Data Book"},{"key":"bibT00487","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556946"},{"key":"bibT00482","first-page":"248","article-title":"a xor-tree based approach for testing and diagnosing configurable fpgas","author":"huang","year":"1997","journal-title":"ATS"},{"key":"bibT00481","doi-asserted-by":"publisher","DOI":"10.1109\/ICISS.1996.552432"},{"key":"bibT00484","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/FPGA.1996.242436","article-title":"diagnosing programmable interconnect systems for fpgas","author":"lombardi","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"bibT00483","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512646"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/17823\/00822563.pdf?arnumber=822563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T19:07:19Z","timestamp":1638212839000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/822563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"references-count":8,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/12.822563","relation":{},"ISSN":["0018-9340"],"issn-type":[{"value":"0018-9340","type":"print"}],"subject":[],"published":{"date-parts":[[2000]]}}}