{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:34:11Z","timestamp":1742632451227},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[1996,1,1]],"date-time":"1996-01-01T00:00:00Z","timestamp":820454400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[1996]]},"DOI":"10.1109\/4.540068","type":"journal-article","created":{"date-parts":[[2002,8,24]],"date-time":"2002-08-24T20:00:39Z","timestamp":1030219239000},"page":"1556-1559","source":"Crossref","is-referenced-by-count":23,"title":["A parallel processing chip with embedded DRAM macros"],"prefix":"10.1109","volume":"31","author":[{"given":"T.","family":"Sunaga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Miyatake","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kitamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.M.","family":"Kogge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Retter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"4.6.1","article-title":"a 250k-circuit asic family using a dram technology","author":"weir","year":"1990","journal-title":"IEEE CICC Proc"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052587"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.406409"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515607"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx1\/4\/11634\/00540068.pdf?arnumber=540068","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:07:01Z","timestamp":1638216421000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/540068\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996]]},"references-count":5,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/4.540068","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[1996]]}}}