{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T06:30:47Z","timestamp":1767162647176,"version":"build-2238731810"},"reference-count":66,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1109\/isca.2016.51","type":"proceedings-article","created":{"date-parts":[[2016,8,25]],"date-time":"2016-08-25T16:58:31Z","timestamp":1472144311000},"page":"506-518","source":"Crossref","is-referenced-by-count":5,"title":["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric"],"prefix":"10.1109","author":[{"given":"Mingyu","family":"Gao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christina","family":"Delimitrou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimin","family":"Niu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna T.","family":"Malladi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongzhong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bob","family":"Brennan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Altera SDK for Open Computing Language (OpenCL)","year":"0","journal-title":"Altera Corporation"},{"key":"ref38","article-title":"Vivado High-Level Synthesis (HLS)","year":"2014"},{"key":"ref33","article-title":"A DRAM Refresh Tutorial","author":"balasubramonian","year":"2013"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1109\/FPGA.1996.242438","article-title":"dpga utilization and application","author":"dehon","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref30","article-title":"Virtex-7 FPGAs Products","year":"0","journal-title":"Xilinx Inc"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762393"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.31"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"ref34","article-title":"DRAM sub-array level refresh","author":"dong","year":"2015"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378608"},{"key":"ref28","first-page":"v3.6","article-title":"DS 152: Virtex-6 FPGA Data Sheet: DC and Switching Characteristics","year":"2014","journal-title":"Xilinx Inc"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref27","article-title":"Tiered-latency DRAM: A Low Latency and Low Cost DRAM Architecture","author":"lee","year":"2013","journal-title":"HPCA '13"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"ref29","article-title":"Stratix Series FPGAs & SoCs","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634862"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535541"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485955"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488724"},{"key":"ref50","article-title":"CACTI-3DD: Architecture-Level Modeling for 3D Die-stacked DRAM Main Memory","author":"chen","year":"2012","journal-title":"DATE'12"},{"key":"ref51","article-title":"Measuring Processor Power: TDP vs. ACP","year":"2011","journal-title":"Intel"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.4.31"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554766"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216928"},{"key":"ref53","article-title":"Convey's Acceleration of the Memcached and Imagemagick Applications","author":"brewer","year":"2015","journal-title":"CARl"},{"key":"ref52","article-title":"Accelerating Deep Convolutional Neural Networks Using Specialized Hardware","author":"ovtcharov","year":"2015","journal-title":"White Paper"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"ref11","author":"h\u00f6lzle","year":"2009","journal-title":"The Datacenter as a Computer An Introduction to the Design of Warehouse-Scale Machines"},{"key":"ref40","article-title":"Yosys Open Synthesis Suite","author":"wolf","year":"0"},{"key":"ref12","article-title":"FPGA Architecture: Survey and Challenges","author":"kuon","year":"2008","journal-title":"Foundations and Trends in Electronic Design Automation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272293"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"ref16","article-title":"A First Generation DPGA Implementation","author":"tau","year":"1995","journal-title":"FPD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref18","article-title":"Tabula's Time Machine","volume":"131","author":"halfhill","year":"2010","journal-title":"Microprocessor Report"},{"key":"ref19","article-title":"DDR3 SDRAM Standard","year":"2012","journal-title":"JESD-79-3"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387696"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.69"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1145\/2694344.2694347","article-title":"Sirius: An Open End-to-End Voice and Vision Personal Assistant and Its Implications for Future Warehouse Scale Computers","author":"hauswald","year":"2015","journal-title":"ASPLOS-15"},{"key":"ref49","article-title":"Xilinx Power Estimator (XPE)","volume":"v14 3","year":"2012","journal-title":"Xilinx Inc"},{"key":"ref9","article-title":"SDA: Software-Defined Accelerator for Large-Scale DNN Systems","author":"ouyang","year":"2014","journal-title":"HOTCHIPS"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555756"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.40"},{"key":"ref47","article-title":"Synthesizable, Space and Time Efficient Algorithms for string Editing Problem","author":"kundeti","year":"2008"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.55"},{"key":"ref41","first-page":"v2.4","article-title":"UltraScale Architecture and Product Overview","year":"2015"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"}],"updated-by":[{"DOI":"10.1145\/3007787.3001191","type":"new_edition","label":"New edition","source":"publisher","updated":{"date-parts":[[2016,6,18]],"date-time":"2016-06-18T00:00:00Z","timestamp":1466208000000}}],"event":{"name":"2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)","location":"Seoul, South Korea","start":{"date-parts":[[2016,6,18]]},"end":{"date-parts":[[2016,6,22]]}},"container-title":["2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7551325\/7551326\/07551418.pdf?arnumber=7551418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,6]],"date-time":"2022-07-06T22:01:03Z","timestamp":1657144863000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7551418\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,6]]},"references-count":66,"URL":"https:\/\/doi.org\/10.1109\/isca.2016.51","relation":{},"subject":[],"published":{"date-parts":[[2016,6]]}}}