{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:31:10Z","timestamp":1758893470063,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/iscas.2017.8050254","type":"proceedings-article","created":{"date-parts":[[2017,9,28]],"date-time":"2017-09-28T20:33:32Z","timestamp":1506630812000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Dark silicon-power-thermal aware runtime mapping and configuration in heterogeneous many-core NoC"],"prefix":"10.1109","author":[{"given":"Md Farhadur","family":"Reza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magdy","family":"Bayoumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744916"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.121"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"journal-title":"Embedded System Synthesis Benchmarks Suites (E3S)","year":"0","author":"dick","key":"ref5"},{"key":"ref8","first-page":"1","article-title":"Towards performance and reliability-efficient computing in the dark silicon era","year":"2016","journal-title":"Proc DATE"},{"key":"ref7","first-page":"573","article-title":"Dark silicon aware runtime mapping for many-core systems: A patterning approach","year":"2015","journal-title":"Proc ICCD"},{"journal-title":"TGG Task Graph Generator","year":"0","key":"ref2"},{"journal-title":"IBM CPLEX Optimization Studio","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378665"}],"event":{"name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","start":{"date-parts":[[2017,5,28]]},"location":"Baltimore, MD, USA","end":{"date-parts":[[2017,5,31]]}},"container-title":["2017 IEEE International Symposium on Circuits and Systems (ISCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8014728\/8049747\/08050254.pdf?arnumber=8050254","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T02:12:28Z","timestamp":1570155148000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8050254\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iscas.2017.8050254","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}