{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T14:10:01Z","timestamp":1743343801768,"version":"3.40.3"},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2003,7,1]],"date-time":"2003-07-01T00:00:00Z","timestamp":1057017600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2003,7]]},"DOI":"10.1109\/tcad.2003.814251","type":"journal-article","created":{"date-parts":[[2003,7,10]],"date-time":"2003-07-10T15:00:04Z","timestamp":1057849204000},"page":"836-846","source":"Crossref","is-referenced-by-count":1,"title":["Optimal joint module-selection and retiming with carry-save representation"],"prefix":"10.1109","volume":"22","author":[{"family":"Zhan Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kei-Yong Khoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.N.","family":"Willson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781315275567"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.736132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.125089"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1996.558355"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1998.724511"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012621"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378560"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337773"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_7"},{"journal-title":"Synopsys Design Compiler Ref. Manu. Synopsys","year":"2001","key":"ref10"},{"volume-title":"Digital Signal Processing: A Computer-Based Approach","year":"2001","author":"Mitra","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/81.139286"},{"volume-title":"ILOG CPLEX User\u2019s Manual","year":"1999","key":"ref13"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/27194\/01208443.pdf?arnumber=1208443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T13:45:51Z","timestamp":1743342351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1208443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,7]]},"references-count":13,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2003,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.2003.814251","relation":{},"ISSN":["0278-0070"],"issn-type":[{"type":"print","value":"0278-0070"}],"subject":[],"published":{"date-parts":[[2003,7]]}}}