{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T01:11:34Z","timestamp":1704849094046},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tpds.2010.169","type":"journal-article","created":{"date-parts":[[2010,10,19]],"date-time":"2010-10-19T18:36:56Z","timestamp":1287513416000},"page":"1178-1191","source":"Crossref","is-referenced-by-count":2,"title":["Lightweight Chip Multi-Threading (LCMT): Maximizing Fine-Grained Parallelism On-Chip"],"prefix":"10.1109","volume":"22","author":[{"given":"Sheng","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shannon","family":"Kuntz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jay","family":"Brockman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Kogge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370676"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250668"},{"key":"ref33","first-page":"6","article-title":"A Pipelined, Shared Resource MIMD Computer","author":"smith","year":"1978","journal-title":"Proc Int'l Conf Parallel Processing"},{"key":"ref32","author":"rodrigues","year":"2010","journal-title":"Structural Simulation Toolkit (SST)"},{"key":"ref31","author":"reinders","year":"2007","journal-title":"Intel Threading Building Blocks"},{"key":"ref30","article-title":"Victoria Falls: Scaling Highly-Threaded Processor Cores","author":"phillips","year":"2007","journal-title":"Proc Hot Chips 19"},{"key":"ref37","author":"velev","year":"2009","journal-title":"VLIW-UNSAT-4 0"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"ref35","year":"2007","journal-title":"Cilk 5 3 6 Reference Manual Supercomputing Technologies Group Massachusetts Inst of Technology Laboratory for Computer Science"},{"key":"ref34","year":"2005","journal-title":"OpenSPARC T1 Microarchitecture Specification technical report Sun Microsystems Inc"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/800050.801825"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/0471478369"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2004.10.020"},{"key":"ref14","first-page":"28","article-title":"ELDORADO","author":"feo","year":"2005","journal-title":"Proc Second Conf Computing Frontiers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277725"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103730"},{"key":"ref17","author":"jennings","year":"1998","journal-title":"Agent Technology Foundations Applications and Markets"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1231996.1232000"},{"key":"ref19","article-title":"Towards Non-Copying, Highly Multi-Threaded BCPs","author":"kogge","year":"2006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134511"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536358"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/324446a0"},{"key":"ref29","author":"kogge","year":"0","journal-title":"Computer Systems with Lightweight Multithreaded Architectures"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2005.55"},{"key":"ref8","year":"0","journal-title":"Cray Corporation Cray MTA-2 System"},{"key":"ref7","author":"butenhof","year":"1997","journal-title":"Programming with POSIX Threads"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2005.03.012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SUPERC.1993.1263470"},{"key":"ref1","year":"2010","journal-title":"HPC Challenge Awards Class 2 Specification"},{"key":"ref20","article-title":"Multithreaded Programming in Cilk","author":"leiserson","year":"2007","journal-title":"Proc Supercomputing '07"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.37"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.1996.501002"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386560"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714561"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/71\/5772147\/05601707.pdf?arnumber=5601707","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:32:33Z","timestamp":1642005153000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5601707\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":39,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2010.169","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}