{"id":"https://openalex.org/W2158738945","doi":"https://doi.org/10.1109/jssc.2011.2157255","title":"Exploiting Combinatorial Redundancy for Offset Calibration in Flash ADCs","display_name":"Exploiting Combinatorial Redundancy for Offset Calibration in Flash ADCs","publication_year":2011,"publication_date":"2011-06-21","ids":{"openalex":"https://openalex.org/W2158738945","doi":"https://doi.org/10.1109/jssc.2011.2157255","mag":"2158738945"},"language":"en","primary_location":{"id":"doi:10.1109/jssc.2011.2157255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2157255","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026246923","display_name":"Gokce Keskin","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gokce Keskin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","Intel Corporation, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069450024","display_name":"Jonathan E. Proesel","orcid":"https://orcid.org/0000-0002-2507-1353"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]},{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Proesel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064593653","display_name":"Jean\u2010Olivier Plouchart","orcid":"https://orcid.org/0000-0002-4914-1598"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jean-Olivier Plouchart","raw_affiliation_strings":["IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":null,"display_name":"Lawrence Pileggi","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lawrence Pileggi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4733,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.81418609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"46","issue":"8","first_page":"1904","last_page":"1918"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8262720108032227},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.6276302933692932},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6004841923713684},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5925703644752502},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.5864918231964111},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5498951077461243},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5304564833641052},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5273457765579224},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4435029923915863},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4107692241668701},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2904179096221924},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27369609475135803},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22706890106201172}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8262720108032227},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.6276302933692932},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6004841923713684},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5925703644752502},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.5864918231964111},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5498951077461243},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5304564833641052},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5273457765579224},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4435029923915863},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4107692241668701},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2904179096221924},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27369609475135803},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22706890106201172},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/jssc.2011.2157255","is_oa":false,"landing_page_url":"https://doi.org/10.1109/jssc.2011.2157255","pdf_url":null,"source":{"id":"https://openalex.org/S83637746","display_name":"IEEE Journal of Solid-State Circuits","issn_l":"0018-9200","issn":["0018-9200","1558-173X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Journal of Solid-State Circuits","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6399999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":73,"referenced_works":["https://openalex.org/W1529494021","https://openalex.org/W1584301579","https://openalex.org/W1942744606","https://openalex.org/W1963661221","https://openalex.org/W1979798093","https://openalex.org/W1990175284","https://openalex.org/W1992430382","https://openalex.org/W1994701518","https://openalex.org/W2011818630","https://openalex.org/W2040401376","https://openalex.org/W2074336106","https://openalex.org/W2075700886","https://openalex.org/W2077381766","https://openalex.org/W2077839561","https://openalex.org/W2078887365","https://openalex.org/W2085604329","https://openalex.org/W2093241760","https://openalex.org/W2099432139","https://openalex.org/W2105734584","https://openalex.org/W2110880033","https://openalex.org/W2111296419","https://openalex.org/W2111764426","https://openalex.org/W2112611349","https://openalex.org/W2119007130","https://openalex.org/W2120883371","https://openalex.org/W2124007645","https://openalex.org/W2125385579","https://openalex.org/W2128218602","https://openalex.org/W2129064750","https://openalex.org/W2129267471","https://openalex.org/W2132729131","https://openalex.org/W2132870761","https://openalex.org/W2133665055","https://openalex.org/W2134658262","https://openalex.org/W2134671292","https://openalex.org/W2135183752","https://openalex.org/W2135631192","https://openalex.org/W2136010026","https://openalex.org/W2137042278","https://openalex.org/W2137169669","https://openalex.org/W2139636126","https://openalex.org/W2140281076","https://openalex.org/W2140823559","https://openalex.org/W2142043471","https://openalex.org/W2142954112","https://openalex.org/W2146862716","https://openalex.org/W2148482329","https://openalex.org/W2150220758","https://openalex.org/W2150419881","https://openalex.org/W2156231941","https://openalex.org/W2158307988","https://openalex.org/W2163359472","https://openalex.org/W2163439347","https://openalex.org/W2169384972","https://openalex.org/W2169846106","https://openalex.org/W2171488307","https://openalex.org/W2178854504","https://openalex.org/W2536698305","https://openalex.org/W2543967508","https://openalex.org/W3144097696","https://openalex.org/W4254962629","https://openalex.org/W6640547819","https://openalex.org/W6649221539","https://openalex.org/W6653379079","https://openalex.org/W6669056679","https://openalex.org/W6669255717","https://openalex.org/W6671989946","https://openalex.org/W6679920692","https://openalex.org/W6680160309","https://openalex.org/W6681051889","https://openalex.org/W6681855198","https://openalex.org/W6683442586","https://openalex.org/W6729030493"],"related_works":["https://openalex.org/W2103391022","https://openalex.org/W314981129","https://openalex.org/W3213706674","https://openalex.org/W2046175590","https://openalex.org/W2799308884","https://openalex.org/W1873160324","https://openalex.org/W1749848917","https://openalex.org/W1546807230","https://openalex.org/W2132665626","https://openalex.org/W2982584773"],"abstract_inverted_index":{"Process":[0],"variations":[1],"in":[2,64,94,119,147,153],"advanced":[3],"CMOS":[4],"nodes":[5],"limit":[6],"the":[7,15,40,52,102,105,120,148,154],"benefits":[8],"of":[9,17,42,55,57,73,81,84,101,124,159],"scaling":[10],"for":[11,28,70,112],"analog":[12],"designs.":[13],"In":[14,33],"presence":[16],"increasing":[18],"random":[19],"intra-die":[20],"variations,":[21],"mismatch":[22],"becomes":[23],"a":[24,43,65],"significant":[25],"design":[26],"challenge":[27],"circuits":[29],"such":[30],"as":[31],"comparators.":[32],"this":[34],"paper":[35],"we":[36],"describe":[37],"and":[38,131,150],"demonstrate":[39],"details":[41],"statistical":[44],"element":[45],"selection":[46],"(SES)":[47],"methodology":[48],"that":[49],"relies":[50],"on":[51],"combinatorial":[53,90],"growth":[54],"subsets":[56],"selectable":[58],"circuit":[59],"elements":[60],"(e.g.,":[61,75],"input":[62],"transistors":[63],"comparator)":[66],"to":[67,110],"provide":[68],"redundancy":[69,91],"post-manufacturing":[71],"calibration":[72],"specifications":[74],"offset).":[76],"A":[77,115],"test":[78,117],"chip":[79,118],"consisting":[80],"an":[82,125],"array":[83],"digitally":[85],"calibrated":[86],"comparators":[87,103],"with":[88],"built-in":[89],"was":[92],"manufactured":[93],"65":[95],"nm":[96],"bulk":[97],"CMOS.":[98],"Over":[99],"99.5%":[100],"satisfy":[104],"given":[106],"offset":[107],"specification":[108],"compared":[109],"15%":[111],"Pelgrom-type":[113],"sizing.":[114],"second":[116],"same":[121],"process":[122],"consists":[123],"8-bit,":[126],"1.5":[127],"GS/s":[128],"flash":[129],"ADC":[130,155],"achieves":[132],"37":[133],"db":[134],"SNDR":[135],"at":[136],"low":[137],"frequencies.":[138],"The":[139,157],"total":[140],"power":[141],"is":[142,161],"35":[143],"mW,":[144],"20":[145],"mW":[146,152],"S&H":[149],"15":[151],"core.":[156],"figure":[158],"merit":[160],"0.42":[162],"pJ/conv.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}