{"id":"https://openalex.org/W2604877941","doi":"https://doi.org/10.1145/3024063","title":"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow","display_name":"Synthesizable Standard Cell FPGA Fabrics Targetable by the Verilog-to-Routing CAD Flow","publication_year":2017,"publication_date":"2017-04-06","ids":{"openalex":"https://openalex.org/W2604877941","doi":"https://doi.org/10.1145/3024063","mag":"2604877941"},"language":"en","primary_location":{"id":"doi:10.1145/3024063","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3024063","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100444282","display_name":"Jin Hee Kim","orcid":"https://orcid.org/0000-0003-1986-4012"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jin Hee Kim","raw_affiliation_strings":["University of Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["University of Toronto, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.4081,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.82378157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"10","issue":"2","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9219232797622681},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8675236701965332},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8073667287826538},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.7299454212188721},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6740927696228027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6341030597686768},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6084602475166321},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6084288954734802},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.583311140537262},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4710179269313812},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43323665857315063},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42730969190597534},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1004858911037445},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0821412205696106},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08194413781166077}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9219232797622681},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8675236701965332},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8073667287826538},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7299454212188721},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6740927696228027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6341030597686768},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6084602475166321},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6084288954734802},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.583311140537262},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4710179269313812},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43323665857315063},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42730969190597534},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1004858911037445},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0821412205696106},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08194413781166077},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3024063","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3024063","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1669114967","https://openalex.org/W1887556625","https://openalex.org/W1977850862","https://openalex.org/W1989484081","https://openalex.org/W2016889342","https://openalex.org/W2030765577","https://openalex.org/W2054716548","https://openalex.org/W2109656299","https://openalex.org/W2111427553","https://openalex.org/W2112357703","https://openalex.org/W2119981612","https://openalex.org/W2121222579","https://openalex.org/W2121903852","https://openalex.org/W2130276110","https://openalex.org/W2138383740","https://openalex.org/W2139637699","https://openalex.org/W2155054753","https://openalex.org/W2164340799","https://openalex.org/W2184747457","https://openalex.org/W2295327519","https://openalex.org/W2297418419","https://openalex.org/W2558383080"],"related_works":["https://openalex.org/W2134422574","https://openalex.org/W1669114967","https://openalex.org/W2604877941","https://openalex.org/W2140555705","https://openalex.org/W2361654132","https://openalex.org/W3027559990","https://openalex.org/W2376977248","https://openalex.org/W2066159914","https://openalex.org/W2066442567","https://openalex.org/W2250451487"],"abstract_inverted_index":{"In":[0,114,136],"this":[1],"article,":[2],"we":[3,138],"consider":[4,139],"implementing":[5],"field-programmable":[6],"gate":[7],"arrays":[8],"(FPGAs)":[9],"using":[10,65],"a":[11,18,76,90,107,131,148],"standard":[12,60,126],"cell":[13,162],"design":[14,68],"methodology":[15,100],"and":[16,63,93,99,119,151],"present":[17],"framework":[19,35,98],"for":[20,46,79],"the":[21,80,83,86,103,141,157,160,165,168],"automated":[22],"generation":[23],"of":[24,106,110,159,167],"synthesizable":[25,44],"FPGA":[26,32,49,87,112,121,170],"fabrics.":[27,113],"The":[28,53,96],"open-source":[29],"Verilog-to-Routing":[30],"(VTR)":[31],"architecture":[33],"evaluation":[34],"[Rose":[36],"et":[37],"al.":[38],"2012]":[39],"is":[40],"extended":[41],"to":[42,73,88,130],"generate":[43],"Verilog":[45,54],"its":[47],"in-memory":[48],"architectural":[50],"device":[51],"model.":[52],"can":[55],"subsequently":[56],"be":[57],"synthesized":[58,169],"into":[59],"cells,":[61],"placed":[62,92],"routed":[64,94],"an":[66,115],"ASIC":[67],"flow.":[69],"A":[70],"second":[71],"extension":[72],"VTR":[74],"generates":[75],"configuration":[77],"bitstream":[78,84],"FPGA,":[81],"where":[82],"configures":[85],"realize":[89],"user-provided":[91],"design.":[95],"proposed":[97],"makes":[101],"possible":[102],"silicon":[104],"implementation":[105],"wide":[108],"range":[109],"VTR-modeled":[111],"experimental":[116],"study,":[117],"area":[118,166],"timing-optimized":[120],"implementations":[122],"in":[123,163],"65nm":[124,132],"TSMC":[125,146],"cells":[127],"are":[128],"compared":[129],"Altera":[133],"commercial":[134],"FPGA.":[135],"addition,":[137],"augmenting":[140],"generic":[142],"standard-cell":[143],"library":[144],"from":[145],"with":[147],"manually":[149],"designed":[150],"laid-out":[152],"FPGA-specific":[153],"cell.":[154],"We":[155],"demonstrate":[156],"utility":[158],"custom":[161],"reducing":[164],"fabric.":[171]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-14T08:27:34.040176","created_date":"2025-10-10T00:00:00"}