close
Skip to main content

Advertisement

Springer Nature Link
Log in
Menu
Find a journal Publish with us Track your research
Search
Saved research
Cart
  1. Home
  2. Euro-Par 2005 Parallel Processing
  3. Conference paper

On the Correct Sizing on Meshes Through an Effective Congestion Management Strategy

  • Conference paper
  • pp 1035–1045
  • Cite this conference paper
Save conference paper
View saved research
Euro-Par 2005 Parallel Processing (Euro-Par 2005)
On the Correct Sizing on Meshes Through an Effective Congestion Management Strategy
  • Pedro Javier García18,
  • José Flich19,
  • José Duato19,
  • Francisco José Quiles18,
  • Ian Johnson20 &
  • …
  • F. Naven20 

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 3648))

Included in the following conference series:

  • European Conference on Parallel Processing
  • 1154 Accesses

Abstract

Interconnection networks used in clusters of PCs are often dimensioned with certain restrictions. One restriction could be the reduction of power consumption and overall cost. In this sense, the network size must be reduced. Another restriction is to guarantee that the system offers a minimum bandwidth. In this case, the network size must be increased. In both cases, the head-of-line (HOL) blocking effect (related to network congestion) may appear, degrading network performance and thus, preventing the correct sizing of the network. Therefore, some mechanisms should be implemented for reducing or eliminating this problem, in order to dimension the network as desired while keeping network performance at maximum. In this paper we analyze the impact on network performance when using different mechanisms for handling HOL blocking when interconnection networks with mesh topology are dimensioned in several ways. We show that the previously proposed RECN congestion control mechanism is key in order to efficiently eliminate HOL blocking in meshes and, therefore, it allows the correct network sizing.

This work was supported by CICYT under Grant TIC2003-08154-C06 and by UPV under Grant 20040937.

Download to read the full chapter text

Chapter PDF

Similar content being viewed by others

Protocol for Controlling Congestion in Wireless Sensor Networks

Article 13 February 2017

Intrinsic dimension as a multi-scale summary statistics in network modeling

Article Open access 01 August 2024

Equal Size Clusters to Reduce Congestion in Wireless Multimedia Sensor Networks

Article 01 August 2017

Explore related subjects

Discover the latest articles, books and news in related subjects, suggested using machine learning.
  • Computer Communication Networks
  • Computer Engineering and Networks
  • Computer Networks
  • Network topology
  • Network Models
  • Network Research
  • Software-Defined Networking Architectures and Techniques

References

  1. Top 500 supercomputer list, http://www.top500.org

  2. Boden, N.J., et al.: Myrinet - A gigabit per second local area network. IEEE Micro, 29–36 (February 1995)

    Google Scholar 

  3. InfiniBandTM Trade Association, http://www.infinibandta.com

  4. Dally, W.J., Seitz, C.L.: The Torus Routing Chip. Journal of Distributed Computing 1(3), 187–196 (1986)

    Article  Google Scholar 

  5. Shang, L., Peh, L.S., Jha, N.K.: Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. In: Proc. Int. Symp. on High-Performance Computer Architecture, February 2003, pp. 91–102 (2003)

    Google Scholar 

  6. Stine, J.M., Carter, N.P.: Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction. Computer Architecture Letters 3 (June 2004)

    Google Scholar 

  7. Anderson, T., et al.: High-Speed Switch Scheduling for Local-Area Networks. ACM Transactions on Computer Systems 11(4), 319–352 (1993)

    Article  Google Scholar 

  8. Tamir, Y., Frazier, G.L.: Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches. IEEE Trans. on Computers 41(6) (June 1992)

    Google Scholar 

  9. Smai, A., Thorelli, L.: Global Reactive Congestion Control in Multicomputer Networks. In: Proc. 5th Int. Conference on High Performance Computing (1998)

    Google Scholar 

  10. Dally, W.J., Carvey, P., Dennison, L.: The Avici Terabit Switch/Router. In: Proc. Hot Interconnects 6 (August 1998)

    Google Scholar 

  11. Duato, J., Flich, J., Nachiondo, T.: Cost-Effective Technique to Reduce HOL Blocking in Single-Stage and Multistage Switch Fabrics. In: Euromicro Conference on Parallel, Distributed and Network-based Processing, February 2004, pp. 48–53 (2004)

    Google Scholar 

  12. Quadrics QsNet, Available at http://doc.quadrics.com

  13. Duato, J., Johnson, I., Flich, J., Naven, F., García, P.J., Nachiondo, T.: A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks. In: Proc. 11th Int. Symp. High-Performance Computer Architecture (February 2005)

    Google Scholar 

  14. Advanced Switching for the PCI Express Architecture (white paper), Available at http://www.intel.com/technology/pciexpress/devnet/AdvancedSwitching.pdf

  15. Advanced Switching Core Architecture Specification, Available at http://www.asi-sig.org/specifications for ASI SIG

Download references

Author information

Authors and Affiliations

  1. Dept. de Informática. Escuela Politécnica Superior, Universidad de Castilla-La Mancha, 02071, Albacete, Spain

    Pedro Javier García & Francisco José Quiles

  2. Dept. of Computer Science, Univ. Politécnica de Valencia, 46071, Valencia, Spain

    José Flich & José Duato

  3. Xyratex, Haven, UK

    Ian Johnson & F. Naven

Authors
  1. Pedro Javier García
    View author publications

    Search author on:PubMed Google Scholar

  2. José Flich
    View author publications

    Search author on:PubMed Google Scholar

  3. José Duato
    View author publications

    Search author on:PubMed Google Scholar

  4. Francisco José Quiles
    View author publications

    Search author on:PubMed Google Scholar

  5. Ian Johnson
    View author publications

    Search author on:PubMed Google Scholar

  6. F. Naven
    View author publications

    Search author on:PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Topic Chairs,  

    José C. Cunha

  2. Faculdade de Ciências e Technologia CITI Centre, Quinta da Torre, Universidade Nova de Lisboa, 2829-516, Caparica, Portugal

    Pedro D. Medeiros

Rights and permissions

Reprints and permissions

Copyright information

© 2005 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

García, P.J., Flich, J., Duato, J., Quiles, F.J., Johnson, I., Naven, F. (2005). On the Correct Sizing on Meshes Through an Effective Congestion Management Strategy. In: Cunha, J.C., Medeiros, P.D. (eds) Euro-Par 2005 Parallel Processing. Euro-Par 2005. Lecture Notes in Computer Science, vol 3648. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11549468_113

Download citation

  • .RIS
  • .ENW
  • .BIB
  • DOI: https://doi.org/10.1007/11549468_113

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-28700-1

  • Online ISBN: 978-3-540-31925-2

  • eBook Packages: Computer ScienceComputer Science (R0)Springer Nature Proceedings Computer Science

Share this paper

Anyone you share the following link with will be able to read this content:

Sorry, a shareable link is not currently available for this article.

Provided by the Springer Nature SharedIt content-sharing initiative

Keywords

  • Network Size
  • Output Port
  • Interconnection Network
  • Generate Traffic
  • Dynamic Voltage Scaling

These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Publish with us

Policies and ethics

Search

Navigation

  • Find a journal
  • Publish with us
  • Track your research

Footer Navigation

Discover content

  • Journals A-Z
  • Books A-Z
  • Subjects A-Z

Publish with us

  • Journal finder
  • Publish your research
  • Language editing
  • Open access publishing

Products and services

  • Our products
  • Librarians
  • Societies
  • Partners and advertisers

Our brands

  • Springer
  • Nature Portfolio
  • BMC
  • Palgrave Macmillan
  • Apress
  • Discover

Corporate Navigation

  • Your US state privacy rights
  • Accessibility statement
  • Terms and conditions
  • Privacy policy
  • Help and support
  • Legal notice
  • Cancel contracts here

104.23.197.171

Not affiliated

Springer Nature

© 2026 Springer Nature