{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T02:59:18Z","timestamp":1709348358403},"reference-count":0,"publisher":"ACM","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2000.854388","type":"proceedings-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T22:04:51Z","timestamp":1036706691000},"source":"Crossref","is-referenced-by-count":4,"title":["Understanding the backward slices of performance degrading instructions"],"prefix":"10.1109","author":[{"given":"C.B.","family":"Zilles","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.S.","family":"Sohi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"27th International Symposium on Computer Architecture","location":"Vancouver, BC, Canada","acronym":"ISCA-00"},"container-title":["Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201)"],"original-title":[],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:24:07Z","timestamp":1602685447000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/854388"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/isca.2000.854388","relation":{},"subject":[]}}