{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:09:15Z","timestamp":1764331755666},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/jssc.2009.2013768","type":"journal-article","created":{"date-parts":[[2009,2,26]],"date-time":"2009-02-26T18:06:50Z","timestamp":1235671610000},"page":"965-976","source":"Crossref","is-referenced-by-count":27,"title":["Design of Sub-90 nm Low-Power and Variation Tolerant PD\/SOI SRAM Cell Based on Dynamic Stability Metrics"],"prefix":"10.1109","volume":"44","author":[{"given":"Rajiv V.","family":"Joshi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald W.","family":"Plass","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuen H.","family":"Chan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Tan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"74","article-title":"high performance srams in 1.5 v 0.18 <formula formulatype=\"inline\"><tex notation=\"tex\">$\\mu\\hbox{m}$<\/tex> <\/formula> partially depleted soi technology","author":"joshi","year":"2002","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2001.934954"},{"key":"ref5","author":"chandrakasan","year":"2001","journal-title":"Design of High-Performance Microprocessor Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2006.307701"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356655"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.895879"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313908"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4787550\/04787579.pdf?arnumber=4787579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:48Z","timestamp":1633913028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4787579\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":9,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2009.2013768","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}