{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T05:43:11Z","timestamp":1749620591422},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/tvlsi.2012.2218136","type":"journal-article","created":{"date-parts":[[2012,10,11]],"date-time":"2012-10-11T19:15:09Z","timestamp":1349982909000},"page":"1715-1726","source":"Crossref","is-referenced-by-count":11,"title":["Concurrent Path Selection Algorithm in Statistical Timing Analysis"],"prefix":"10.1109","volume":"21","author":[{"given":"Jaeyong","family":"Chung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacob A.","family":"Abraham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484746"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882482"},{"key":"ref12","first-page":"658","article-title":"Statistical gate delay model considering multiple input switching","author":"agarwal","year":"2005","journal-title":"Proc Design Autom Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013990"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560179"},{"key":"ref15","first-page":"1","article-title":"At-speed structural test for high-performance ASICs","author":"iyengar","year":"2007","journal-title":"Proc Int Test Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232255"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355655"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699257"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687461"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041853"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.894166"},{"key":"ref27","first-page":"333","article-title":"An extensible SAT-solver","author":"e\ufffdn","year":"2004","journal-title":"Proc Theory Appl Satisfiab Test"},{"key":"ref6","first-page":"433","article-title":"Test generation for global delay faults","author":"luong","year":"2002","journal-title":"Proc Int Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232251"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.50"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681642"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835137"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/43.21819","article-title":"On path selection in combinational logic circuits","volume":"8","author":"li","year":"1989","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894237"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2072670"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484830"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/0471200611"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.893544"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.331411"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1956.1056803"},{"key":"ref26","year":"1999","journal-title":"OR1200 RISC processor"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343801"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6574241\/06329455.pdf?arnumber=6329455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:45Z","timestamp":1638219285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6329455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":31,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2218136","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9]]}}}