{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:02:28Z","timestamp":1725732148155},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1109\/vlsi-dat.2015.7114502","type":"proceedings-article","created":{"date-parts":[[2015,6,3]],"date-time":"2015-06-03T19:28:25Z","timestamp":1433359705000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A hybrid built-in self-test scheme for DRAMs"],"prefix":"10.1109","author":[{"given":"Chi-Chun","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Fu","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Chao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuan-Te","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Yen","family":"Lo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao-Hsun","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenn-Shiang","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ding-Ming","family":"Kwai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Fa","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261033"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699247"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387364"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584083"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966722"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.726568"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2009.5158152"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838001"},{"journal-title":"JEDEC high bandwidth memory (HBM) dram","year":"2013","key":"ref2"},{"key":"ref9","first-page":"1","article-title":"Advancements in at-speed array BIST: multiple improvements","author":"gorman","year":"2010","journal-title":"Proc Int'l Test Conf (ITC)"},{"journal-title":"JEDEC Wide I\/O Single Data Rate","year":"2011","key":"ref1"}],"event":{"name":"2015 International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","start":{"date-parts":[[2015,4,27]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2015,4,29]]}},"container-title":["VLSI Design, Automation and Test(VLSI-DAT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7111694\/7114493\/07114502.pdf?arnumber=7114502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:46:39Z","timestamp":1490388399000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7114502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/vlsi-dat.2015.7114502","relation":{},"subject":[],"published":{"date-parts":[[2015,4]]}}}