{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T14:29:45Z","timestamp":1780496985241,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[1996,5,1]],"date-time":"1996-05-01T00:00:00Z","timestamp":830908800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[1996,5]]},"DOI":"10.1145\/232973.232990","type":"proceedings-article","created":{"date-parts":[[2003,11,25]],"date-time":"2003-11-25T13:11:39Z","timestamp":1069765899000},"page":"158-167","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["High-bandwidth address translation for multiple-issue processors"],"prefix":"10.1145","author":[{"given":"Todd M.","family":"Austin","sequence":"first","affiliation":[{"name":"Computer Sciences Department, University of Wisconsin-Madison, 1210 W. Dayton Street, Madison, WI"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gurindar S.","family":"Sohi","sequence":"additional","affiliation":[{"name":"Computer Sciences Department, University of Wisconsin-Madison, 1210 W. Dayton Street, Madison, WI"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[1996,5]]},"reference":[{"key":"e_1_3_2_1_1_2","volume-title":"Proc. of the 251h Annual International Symposium on Microarchitecture, 23(1):206-209","author":"B.K","year":"1992","unstructured":"B.K Bray ano M. J. r iynn. lranslauon hint ourters to reauce access time of physically-addressed instruction cache.,; . Proc. of the 251h Annual International Symposium on Microarchitecture, 23(1):206-209 , December 1992 . B.K Bray ano M. J. r iynn. lranslauon hint ourters to reauce access time of physically-addressed instruction cache.,;. Proc. of the 251h Annual International Symposium on Microarchitecture, 23(1):206-209, December 1992."},{"key":"e_1_3_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.5555\/645462.655203"},{"key":"e_1_3_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/70082.68193"},{"key":"e_1_3_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139708"},{"key":"e_1_3_2_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/36206.36193"},{"key":"e_1_3_2_1_6_2","volume-title":"Proc. of the","author":"Cheng R.","year":"1987","unstructured":"R. Cheng . Virtual address caches in UNIX . Proc. of the Summer 1987 USENIX Technical Conference, pages 217-224 , 1987. R. Cheng. Virtual address caches in UNIX. Proc. of the Summer 1987 USENIX Technical Conference, pages 217-224, 1987."},{"key":"e_1_3_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143501"},{"key":"e_1_3_2_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224444"},{"key":"e_1_3_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.374.0547"},{"issue":"3","key":"e_1_3_2_1_10_2","first-page":"1","article-title":"Hal reveals multichip SPARC processor","volume":"9","author":"Gwennap L.","year":"1995","unstructured":"L. Gwennap . Hal reveals multichip SPARC processor . Mtcroprocessor Report , 9 ( 3 ): 1 - 11 , March 1995 . L. Gwennap. Hal reveals multichip SPARC processor. Mtcroprocessor Report, 9(3):1-11, March 1995.","journal-title":"Mtcroprocessor Report"},{"key":"e_1_3_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1986.1663096"},{"key":"e_1_3_2_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1990.130264"},{"key":"e_1_3_2_1_13_2","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.L.","year":"1990","unstructured":"J.L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach . Morgan Kaufmann Publishers Inc ., San Mateo, CA, 1990 . J.L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers Inc., San Mateo, CA, 1990."},{"key":"e_1_3_2_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/4.90095"},{"key":"e_1_3_2_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192015"},{"key":"e_1_3_2_1_16_2","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143508"},{"key":"e_1_3_2_1_17_2","volume-title":"MIPS RISC Architecture","author":"Kane G.","year":"1992","unstructured":"G. Kane and J. Heinrich . MIPS RISC Architecture . Prentice Hall , Englewood Cliffs, NJ , 1992 . G. Kane and J. Heinrich. MIPS RISC Architecture. Prentice Hall, Englewood Cliffs, NJ, 1992."},{"key":"e_1_3_2_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74941"},{"key":"e_1_3_2_1_19_2","volume-title":"Computer Programming and Architecture","author":"Levy H.","year":"1989","unstructured":"H. Levy and R. Eckhouse . Computer Programming and Architecture , The VAX. Digital Press , 1989 . H. Levy and R. Eckhouse. Computer Programming and Architecture, The VAX. Digital Press, 1989."},{"key":"e_1_3_2_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/71.329673"},{"key":"e_1_3_2_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115961"},{"key":"e_1_3_2_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106980"},{"key":"e_1_3_2_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_24_2","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74942"},{"key":"e_1_3_2_1_25_2","volume-title":"Principles of CMOS VLSI Design: A Systems Perspective","author":"Weste N.","year":"1988","unstructured":"N. Weste and K. Eshraghian . Principles of CMOS VLSI Design: A Systems Perspective . Addison-Wesley Publishing , 1988 . N. Weste and K. Eshraghian. Principles of CMOS VLSI Design: A Systems Perspective. Addison-Wesley Publishing, 1988."},{"key":"e_1_3_2_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165161"}],"event":{"name":"ISCA96: International Conference on Computer Architecture","location":"Philadelphia Pennsylvania USA","acronym":"ISCA96","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\TCCA TC on Computer Arhitecture"]},"container-title":["Proceedings of the 23rd annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/232973.232990","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/232973.232990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T16:01:10Z","timestamp":1750262470000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/232973.232990"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,5]]},"references-count":26,"alternative-id":["10.1145\/232973.232990","10.1145\/232973"],"URL":"https:\/\/doi.org\/10.1145\/232973.232990","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/232974.232990","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[1996,5]]},"assertion":[{"value":"1996-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}