{"id":"https://openalex.org/W2151345470","doi":"https://doi.org/10.1109/5.476078","title":"The microarchitecture of superscalar processors","display_name":"The microarchitecture of superscalar processors","publication_year":1995,"publication_date":"1995-01-01","ids":{"openalex":"https://openalex.org/W2151345470","doi":"https://doi.org/10.1109/5.476078","mag":"2151345470"},"language":"en","primary_location":{"id":"doi:10.1109/5.476078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/5.476078","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://minds.wisconsin.edu/bitstream/1793/9476/1/file_1.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017566347","display_name":"James E. Smith","orcid":"https://orcid.org/0000-0001-7908-1859"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.E. Smith","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108260478","display_name":"Gurindar S. Sohi","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G.S. Sohi","raw_affiliation_strings":["Computer Sciences Department, University of Wisconsin, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Sciences Department, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":5.8085,"has_fulltext":true,"cited_by_count":309,"citation_normalized_percentile":{"value":0.96392731,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"83","issue":"12","first_page":"1609","last_page":"1624"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.9351746439933777},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8566769361495972},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7009477615356445},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.57049959897995},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.4669930040836334},{"id":"https://openalex.org/keywords/speculative-execution","display_name":"Speculative execution","score":0.45256924629211426},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4522658884525299},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.4519306719303131},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.4424353539943695},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4400525689125061},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3851557970046997},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3576420247554779},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20805507898330688},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18931230902671814},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.09010699391365051},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.0718446671962738}],"concepts":[{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.9351746439933777},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8566769361495972},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7009477615356445},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.57049959897995},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.4669930040836334},{"id":"https://openalex.org/C141331961","wikidata":"https://www.wikidata.org/wiki/Q2164465","display_name":"Speculative execution","level":2,"score":0.45256924629211426},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4522658884525299},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.4519306719303131},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.4424353539943695},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4400525689125061},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3851557970046997},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3576420247554779},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20805507898330688},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18931230902671814},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.09010699391365051},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0718446671962738},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.0},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/5.476078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/5.476078","pdf_url":null,"source":{"id":"https://openalex.org/S68686220","display_name":"Proceedings of the IEEE","issn_l":"0018-9219","issn":["0018-9219","1558-2256"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the IEEE","raw_type":"journal-article"},{"id":"pmh:oai:minds.wisconsin.edu:1793/9476","is_oa":true,"landing_page_url":"http://digital.library.wisc.edu/1793/9476","pdf_url":"https://minds.wisconsin.edu/bitstream/1793/9476/1/file_1.pdf","source":{"id":"https://openalex.org/S4306401622","display_name":"Minds at UW (University of Wisconsin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135310074","host_organization_name":"University of Wisconsin\u2013Madison","host_organization_lineage":["https://openalex.org/I135310074"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.19.5926","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.19.5926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.wisc.edu/~jes/papers/superscalar.ps","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.20.9765","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.20.9765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cag.lcs.mit.edu/~mfrank/collect/ARB/Smith:IEEE:1995.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.26.3522","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.26.3522","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.umd.edu/courses/enee759m.S2000/papers/smith1995-ieee.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.45.4868","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.45.4868","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ftp://ftp.cs.wisc.edu/sohi/papers/1995/ieee-proc.superscalar.ps.gz","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:minds.wisconsin.edu:1793/9476","is_oa":true,"landing_page_url":"http://digital.library.wisc.edu/1793/9476","pdf_url":"https://minds.wisconsin.edu/bitstream/1793/9476/1/file_1.pdf","source":{"id":"https://openalex.org/S4306401622","display_name":"Minds at UW (University of Wisconsin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I135310074","host_organization_name":"University of Wisconsin\u2013Madison","host_organization_lineage":["https://openalex.org/I135310074"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G3233315927","display_name":"Prototyping Multiscalar Processors","funder_award_id":"9505853","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7209478221","display_name":"Studies in Instruction-Level Parallel Processing","funder_award_id":"9303030","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2151345470.pdf","grobid_xml":"https://content.openalex.org/works/W2151345470.grobid-xml"},"referenced_works_count":80,"referenced_works":["https://openalex.org/W25845550","https://openalex.org/W52929846","https://openalex.org/W121029738","https://openalex.org/W152254645","https://openalex.org/W1486794283","https://openalex.org/W1491178396","https://openalex.org/W1556213962","https://openalex.org/W1736634110","https://openalex.org/W1963529871","https://openalex.org/W1984280968","https://openalex.org/W2002418912","https://openalex.org/W2013626943","https://openalex.org/W2014025946","https://openalex.org/W2031337049","https://openalex.org/W2040768315","https://openalex.org/W2042617557","https://openalex.org/W2043687377","https://openalex.org/W2054678174","https://openalex.org/W2085980798","https://openalex.org/W2091087058","https://openalex.org/W2092425166","https://openalex.org/W2096329363","https://openalex.org/W2101735776","https://openalex.org/W2105555051","https://openalex.org/W2107916517","https://openalex.org/W2109678121","https://openalex.org/W2115058083","https://openalex.org/W2117226389","https://openalex.org/W2121003546","https://openalex.org/W2122563027","https://openalex.org/W2127609451","https://openalex.org/W2129192659","https://openalex.org/W2130360419","https://openalex.org/W2130363691","https://openalex.org/W2131867938","https://openalex.org/W2133486861","https://openalex.org/W2137281639","https://openalex.org/W2139338109","https://openalex.org/W2139473030","https://openalex.org/W2144481293","https://openalex.org/W2157364313","https://openalex.org/W2159082626","https://openalex.org/W2163820265","https://openalex.org/W2163852930","https://openalex.org/W2165108487","https://openalex.org/W2167651816","https://openalex.org/W2169928889","https://openalex.org/W2170335116","https://openalex.org/W2170585292","https://openalex.org/W2177082073","https://openalex.org/W2179730127","https://openalex.org/W2208481289","https://openalex.org/W2243361930","https://openalex.org/W2262154839","https://openalex.org/W2281679605","https://openalex.org/W2286558139","https://openalex.org/W2293032043","https://openalex.org/W2294693415","https://openalex.org/W2296006986","https://openalex.org/W2576288252","https://openalex.org/W2577065894","https://openalex.org/W2610782234","https://openalex.org/W2611258316","https://openalex.org/W2611703827","https://openalex.org/W2913171050","https://openalex.org/W2987630328","https://openalex.org/W2988776305","https://openalex.org/W3214948461","https://openalex.org/W4234773355","https://openalex.org/W4236936690","https://openalex.org/W4237335835","https://openalex.org/W4238725616","https://openalex.org/W4242899040","https://openalex.org/W4251234723","https://openalex.org/W4255097962","https://openalex.org/W6602164496","https://openalex.org/W6604917444","https://openalex.org/W6683865707","https://openalex.org/W6685023770","https://openalex.org/W6804038075"],"related_works":["https://openalex.org/W2533681803","https://openalex.org/W4243970730","https://openalex.org/W2611592534","https://openalex.org/W1788425660","https://openalex.org/W1544617983","https://openalex.org/W2113960387","https://openalex.org/W2789964135","https://openalex.org/W2000547159","https://openalex.org/W2078054742","https://openalex.org/W2151345470"],"abstract_inverted_index":{"Superscalar":[0],"processing":[1],"is":[2],"the":[3,36,47,70,85,91,109,118,128,142,160,163,167],"latest":[4],"in":[5,29,90,145],"along":[6],"series":[7],"of":[8,23,38,46,84,94,111,122,130,156,176],"innovations":[9],"aimed":[10],"at":[11],"producing":[12],"ever-faster":[13],"microprocessors.":[14],"By":[15],"exploiting":[16],"instruction-level":[17],"parallelism,":[18],"superscalar":[19,39,52,95,158,177],"processors":[20],"are":[21,76,170],"capable":[22],"executing":[24],"more":[25,61],"than":[26],"one":[27],"instruction":[28,102],"a":[30,44,60,82,174],"clock":[31],"cycle.":[32],"This":[33],"paper":[34,79],"discusses":[35],"microarchitecture":[37],"processors.":[40],"We":[41],"begin":[42],"with":[43],"discussion":[45],"general":[48],"problem":[49],"solved":[50],"by":[51],"processors:":[53],"converting":[54],"an":[55],"ostensibly":[56],"sequential":[57],"program":[58],"into":[59],"parallel":[62,125],"one.":[63],"The":[64,78,97],"principles":[65],"underlying":[66],"this":[67],"process,":[68],"and":[69,104,137,139,166],"constraints":[71],"that":[72,149],"must":[73],"be":[74,153],"met,":[75],"discussed.":[77],"then":[80],"provides":[81],"description":[83],"specific":[86],"implementation":[87],"techniques":[88],"used":[89,171],"important":[92],"phases":[93,99],"processing.":[96],"major":[98],"include:":[100],"(1)":[101],"fetching":[103],"conditional":[105],"branch":[106],"processing,":[107],"(2)":[108],"determination":[110],"data":[112,131],"dependences":[113],"involving":[114],"register":[115],"values,":[116],"(3)":[117],"initiation,":[119],"or":[120],"issuing,":[121],"instructions":[123],"for":[124],"execution,":[126],"(4)":[127],"communication":[129],"values":[132],"through":[133],"memory":[134],"via":[135],"loads":[136],"stores,":[138],"(5)":[140],"committing":[141],"process":[143],"state":[144],"correct":[146],"order":[147],"so":[148],"precise":[150],"interrupts":[151],"can":[152],"supported.":[154],"Examples":[155],"recent":[157],"microprocessors,":[159],"MIPS":[161],"R10000,":[162],"DEC":[164],"21164,":[165],"AMD":[168],"K5":[169],"to":[172],"illustrate":[173],"variety":[175],"methods.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":13},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":10}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}