{"id":"https://openalex.org/W2080634305","doi":"https://doi.org/10.1109/ats.2008.81","title":"System Level LBIST Implementation","display_name":"System Level LBIST Implementation","publication_year":2008,"publication_date":"2008-11-01","ids":{"openalex":"https://openalex.org/W2080634305","doi":"https://doi.org/10.1109/ats.2008.81","mag":"2080634305"},"language":"en","primary_location":{"id":"doi:10.1109/ats.2008.81","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2008.81","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 17th Asian Test Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023802504","display_name":"Fei Zhuang","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Fei Zhuang","raw_affiliation_strings":["Cisco Systems, Inc., China","CISCO Systems, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., China","institution_ids":["https://openalex.org/I151281966"]},{"raw_affiliation_string":"CISCO Systems, Inc","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037980598","display_name":"Junbo Jia","orcid":null},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"JunBo Jia","raw_affiliation_strings":["Cisco Systems, Inc., China","CISCO Systems, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., China","institution_ids":["https://openalex.org/I151281966"]},{"raw_affiliation_string":"CISCO Systems, Inc","institution_ids":["https://openalex.org/I135428043"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101856902","display_name":"Xiangfeng Li","orcid":"https://orcid.org/0000-0003-3550-2150"},"institutions":[{"id":"https://openalex.org/I135428043","display_name":"Cisco Systems (United States)","ror":"https://ror.org/03yt1ez60","country_code":"US","type":"company","lineage":["https://openalex.org/I135428043"]},{"id":"https://openalex.org/I151281966","display_name":"Cisco Systems (China)","ror":"https://ror.org/02qy75381","country_code":"CN","type":"company","lineage":["https://openalex.org/I135428043","https://openalex.org/I151281966"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Xiangfeng Li","raw_affiliation_strings":["Cisco Systems, Inc., China","CISCO Systems, Inc"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cisco Systems, Inc., China","institution_ids":["https://openalex.org/I151281966"]},{"raw_affiliation_string":"CISCO Systems, Inc","institution_ids":["https://openalex.org/I135428043"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3453,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68316084,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"263","last_page":"263"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9735000133514404,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11301","display_name":"Advanced Surface Polishing Techniques","score":0.9350000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7572160959243774},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.7454644441604614},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6880278587341309},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6614271402359009},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6245666146278381},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5538835525512695},{"id":"https://openalex.org/keywords/cover","display_name":"Cover (algebra)","score":0.45238661766052246},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3817312717437744},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33642858266830444},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28872203826904297}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7572160959243774},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.7454644441604614},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6880278587341309},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6614271402359009},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6245666146278381},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5538835525512695},{"id":"https://openalex.org/C2780428219","wikidata":"https://www.wikidata.org/wiki/Q16952335","display_name":"Cover (algebra)","level":2,"score":0.45238661766052246},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3817312717437744},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33642858266830444},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28872203826904297},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ats.2008.81","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ats.2008.81","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 17th Asian Test Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W362492756","https://openalex.org/W2890345561"],"abstract_inverted_index":{"In":[0],"industry,":[1],"chips":[2],"become":[3],"more":[4,6,32,34,48],"and":[5,33,55],"complicated":[7],"as":[8],"advancing":[9],"in":[10],"deep":[11],"submicron":[12],"silicon":[13],"process":[14],"technology.":[15],"LBIST":[16,29,38,44,62],"can":[17,59],"cover":[18],"some":[19],"newly":[20],"emerging":[21],"faults":[22],"missed":[23],"by":[24],"traditional":[25],"ATPG.":[26],"That's":[27],"why":[28],"is":[30],"becoming":[31],"popular.":[35],"Besides":[36],"launching":[37],"through":[39],"TAP":[40],"interface,":[41],"CPU":[42,64],"launch":[43],"feature":[45],"may":[46],"provide":[47],"flexibility":[49],"for":[50],"system-level":[51],"or":[52],"product":[53],"testing":[54],"debugging.":[56],"System":[57],"engineer":[58],"easily":[60],"kick-off":[61],"with":[63],"interface":[65],"instead":[66],"of":[67],"TAP.":[68]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}