{"id":"https://openalex.org/W3017425519","doi":"https://doi.org/10.1109/cicc48029.2020.9075893","title":"Realization of an Energy-Efficient, Full-Swing Decoder with Unipolar TFT Technology","display_name":"Realization of an Energy-Efficient, Full-Swing Decoder with Unipolar TFT Technology","publication_year":2020,"publication_date":"2020-03-01","ids":{"openalex":"https://openalex.org/W3017425519","doi":"https://doi.org/10.1109/cicc48029.2020.9075893","mag":"3017425519"},"language":"en","primary_location":{"id":"doi:10.1109/cicc48029.2020.9075893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc48029.2020.9075893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100403999","display_name":"Qing Li","orcid":"https://orcid.org/0000-0001-5476-0783"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Qing Li","raw_affiliation_strings":["University of Waterloo, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057184115","display_name":"Czang-Ho Lee","orcid":"https://orcid.org/0000-0002-4424-0773"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Czang-Ho Lee","raw_affiliation_strings":["University of Waterloo, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023269631","display_name":"William S. Wong","orcid":"https://orcid.org/0000-0001-7543-9761"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"William S. Wong","raw_affiliation_strings":["University of Waterloo, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086259491","display_name":"Manoj Sachdev","orcid":"https://orcid.org/0000-0002-8256-9828"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Manoj Sachdev","raw_affiliation_strings":["University of Waterloo, Ontario, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo, Ontario, Canada","institution_ids":["https://openalex.org/I151746483"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I151746483"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03061659,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7545585632324219},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.7398731112480164},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6910061836242676},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6565842628479004},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5953889489173889},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5587331056594849},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.48913174867630005},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4756947457790375},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.46559393405914307},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43427175283432007},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3817209005355835},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.254535973072052},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23451685905456543},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11966031789779663}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7545585632324219},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.7398731112480164},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6910061836242676},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6565842628479004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5953889489173889},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5587331056594849},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.48913174867630005},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4756947457790375},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.46559393405914307},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43427175283432007},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3817209005355835},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.254535973072052},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23451685905456543},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11966031789779663},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/cicc48029.2020.9075893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/cicc48029.2020.9075893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1984607364","https://openalex.org/W1995966930","https://openalex.org/W2061746260","https://openalex.org/W2062719535","https://openalex.org/W2075626538","https://openalex.org/W2523799647","https://openalex.org/W2780756707","https://openalex.org/W2908404790","https://openalex.org/W2921305690","https://openalex.org/W4250314135"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2098419840","https://openalex.org/W2526300902","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2542337934","https://openalex.org/W1977171228","https://openalex.org/W2766377030","https://openalex.org/W1985308002","https://openalex.org/W1990901299"],"abstract_inverted_index":{"Realization":[0],"of":[1,29,41,54,85],"full-swing":[2],"logic":[3,15,31,42],"gates":[4,16,43],"is":[5],"a":[6,52,58],"challenge":[7],"using":[8],"only":[9,63],"one":[10],"transistor":[11],"type.":[12],"Most":[13],"such":[14],"do":[17,45],"not":[18,46],"have":[19,70],"full":[20],"swing":[21],"with":[22,61,94],"excessive":[23],"direct":[24],"path":[25],"leakage-current.":[26],"Consequently,":[27],"realization":[28],"multi-stage":[30],"circuits":[32],"becomes":[33],"unrealistic.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38,56],"propose":[39],"design":[40],"that":[44,72],"suffer":[47],"from":[48],"these":[49],"problems.":[50],"As":[51],"proof":[53],"concept,":[55],"fabricated":[57],"3-to-8":[59],"decoder":[60],"n-type":[62],"a-Si:H":[64],"TFTs.":[65],"Simulation":[66],"and":[67,89],"measurement":[68],"results":[69],"demonstrated":[71],"the":[73],"circuit":[74],"could":[75],"maintain":[76],"unity":[77],"stage-to-stage":[78],"gain,":[79],"while":[80],"reduce":[81],"more":[82],"than":[83],"85%":[84],"static":[86],"leakage":[87],"current":[88],"20%":[90],"area":[91],"when":[92],"compared":[93],"other":[95],"implementations.":[96]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}