{"id":"https://openalex.org/W2110011370","doi":"https://doi.org/10.1145/337292.337331","title":"Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction","display_name":"Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2110011370","doi":"https://doi.org/10.1145/337292.337331","mag":"2110011370"},"language":"en","primary_location":{"id":"doi:10.1145/337292.337331","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337331","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337331","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation  - DAC '00","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337331","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030659202","display_name":"Miroslav N. Velev","orcid":"https://orcid.org/0000-0001-7775-5186"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miroslav N. Velev","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA","Dept. of Electrical and Computer Eng., Carnegie-Mellon University, Pittsburgh, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Eng., Carnegie-Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054408811","display_name":"Randal E. Bryant","orcid":"https://orcid.org/0000-0001-5024-6613"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Randal E. Bryant","raw_affiliation_strings":["School of Computer Science, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":13.62,"has_fulltext":true,"cited_by_count":112,"citation_normalized_percentile":{"value":0.9921074,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10126","display_name":"Logic, programming, and type systems","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.809747576713562},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6011971235275269},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5303871035575867},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.5281469821929932},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.5264516472816467},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5223913788795471},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5054502487182617},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.49282220005989075}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.809747576713562},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6011971235275269},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5303871035575867},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.5281469821929932},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5264516472816467},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5223913788795471},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5054502487182617},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.49282220005989075},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/337292.337331","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337331","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337331","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation  - DAC '00","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/337292.337331","is_oa":true,"landing_page_url":"https://doi.org/10.1145/337292.337331","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/337292.337331","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 37th conference on Design automation  - DAC '00","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2110011370.pdf","grobid_xml":"https://content.openalex.org/works/W2110011370.grobid-xml"},"referenced_works_count":37,"referenced_works":["https://openalex.org/W71238222","https://openalex.org/W98686289","https://openalex.org/W1487864094","https://openalex.org/W1487984273","https://openalex.org/W1498855130","https://openalex.org/W1506611120","https://openalex.org/W1525387472","https://openalex.org/W1538592187","https://openalex.org/W1542298067","https://openalex.org/W1555915743","https://openalex.org/W1570783318","https://openalex.org/W1572729891","https://openalex.org/W1574967808","https://openalex.org/W1585027776","https://openalex.org/W1588758388","https://openalex.org/W1601726393","https://openalex.org/W1686347472","https://openalex.org/W1741528175","https://openalex.org/W1782705083","https://openalex.org/W1814068099","https://openalex.org/W1976278643","https://openalex.org/W2006120207","https://openalex.org/W2030224590","https://openalex.org/W2118154221","https://openalex.org/W2124515106","https://openalex.org/W2149479807","https://openalex.org/W2167283190","https://openalex.org/W2340735175","https://openalex.org/W2725179571","https://openalex.org/W2788962374","https://openalex.org/W2913459036","https://openalex.org/W2951936164","https://openalex.org/W4252297944","https://openalex.org/W4254606875","https://openalex.org/W4285719527","https://openalex.org/W4378744510","https://openalex.org/W6922477936"],"related_works":["https://openalex.org/W2383295287","https://openalex.org/W1977470888","https://openalex.org/W2131679972","https://openalex.org/W2170860052","https://openalex.org/W2150776253","https://openalex.org/W4246045282","https://openalex.org/W4300808405","https://openalex.org/W117871465","https://openalex.org/W2071915432","https://openalex.org/W1976586154"],"abstract_inverted_index":{"We":[0,31,55],"extend":[1],"the":[2,20,43,46,57,60],"Burch":[3],"and":[4,23,27,38],"Dill":[5],"flushing":[6],"technique":[7],"[6]":[8],"for":[9],"formal":[10],"verification":[11],"of":[12,45,48,59,66],"microprocessors":[13],"to":[14,17,35],"be":[15],"applicable":[16],"designs":[18],"where":[19],"functional":[21],"units":[22],"memories":[24],"have":[25],"multicycle":[26],"possibly":[28],"arbitrary":[29],"latency.":[30],"also":[32],"show":[33],"ways":[34],"incorporate":[36],"exceptions":[37],"branch":[39],"prediction":[40],"by":[41],"exploiting":[42],"properties":[44],"logic":[47],"Positive":[49],"Equality":[50],"with":[51],"Uninterpreted":[52],"Functions":[53],"[4][5].":[54],"study":[56],"modeling":[58],"above":[61],"features":[62],"in":[63],"different":[64],"versions":[65],"dual-issue":[67],"superscalar":[68],"processors.":[69]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}